Crosstalk countermeasures for high-density inductive-coupling channel array

被引:24
作者
Miura, Noriyuki [1 ]
Sakurai, Takayasu
Kuroda, Tadahiro
机构
[1] Keio Univ, Dept Elect & Elect Engn, Yokohama, Kanagawa 2238522, Japan
[2] Univ Tokyo, Inst Ind Sci, Tokyo 1538505, Japan
关键词
crosstalk; inductor; SiP; three-dimensional; wireless interconnect;
D O I
10.1109/JSSC.2006.889354
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Inductive coupling among stacked chips in a package enables 1 Gb/s/channel data communications. Array arrangement of the channel increases data bandwidth, while signal may be degraded by crosstalk. In this paper, crosstalk is measured and analyzed, and crosstalk countermeasures are discussed. Received signal Waveforms through the inductivie coupling are measured by embedded voltage detectors on a test chip. Interference-to-signal ratio (ISR) has good agreement between the measurements and calculations. It is found that crosstalk is reduced negligibly at a certain distance. If the channels are arranged at,intervals of this distance, ISR is minimized. A technique based on time interleaving is also proposed to further reduce crosstalk. A 3 x 17 channel array is implemented with the crosstalk countermeasures. The channel pitch is taken down to 50 mu m. Inter-chip communication with data rate of 1 Gb/s/channel and bit error rate (BER) lower thin 10(-9) is demonstrated.
引用
收藏
页码:410 / 421
页数:12
相关论文
共 23 条
[1]  
Burns J., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P268, DOI 10.1109/ISSCC.2001.912632
[2]   Electronic alignment tor proximity communication [J].
Drost, R ;
Ho, R ;
Hopkins, D ;
Sutherland, I .
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :144-145
[3]   A 160Gb/s interface design configuration for multichip LSI [J].
Ezaki, T ;
Kondo, K ;
Ozaki, H ;
Sasaki, N ;
Yonemura, H ;
Kitano, M ;
Tanaka, S ;
Hirayama, T .
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :140-141
[4]   LED ARRAY MODULES BY NEW TECHNOLOGY MICROBUMP BONDING METHOD [J].
HATADA, K ;
FUJIMOTO, H ;
OCHI, T ;
ISHIDA, Y .
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1990, 13 (03) :521-527
[5]  
IWATA A, 2005, IEEE INT SOL STAT CI, P262
[6]  
JIAN X, 2005, S VLSI CIRC DIG TECH, P352
[7]  
Kanda K, 2003, ISSCC DIG TECH PAP I, V46, P186
[8]  
KANDA K, 2005, IEEE INT SOL STAT CI, P152
[9]  
KIM J, 2005, IEEE INT SOL STAT CI, P150, DOI [10.1109/ISSCC.2005.1493913, DOI 10.1109/ISSCC.2005.1493913]
[10]   A 51mW 1.6GHz on-chip network for low-power heterogeneous SoC platform [J].
Lee, K ;
Lee, SJ ;
Kim, SE ;
Choi, HM ;
Kim, D ;
Kim, S ;
Lee, MW ;
Yoo, HJ .
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :152-153