A 12 Bit 500MS/s SHA-less ADC in 0.18um CMOS

被引：0
|
作者：
Li, Liang [1 ]
Xu, Mingyuan [1 ]
Huang, Xingfa [1 ]
Shen, Xiaofeng [1 ]
Fu, Dongbing [2 ]
Chen, Xi [2 ]
Pujie [2 ]
机构：
[1] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China
[2] Sichuan Inst Solide State Circuits, Chongqing 400060, Peoples R China
来源：
7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016 | 2016年
关键词：
switched capacitor; SHA-less; input buffer; CMOS; SFDR;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a 12 bit 500MS/s SHA-less ADC is described. The ADC has an integrated input buffer with a new linearization technique that improves its distortion. Eight pipeline stages with fully differential switched capacitor architecture follow the input buffer. Each of stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched capacitor DAC and interstage residue amplifier(MDAC). A 0.18 mu m CMOS process with 3.3V/1.8V analog power supply is used in the design. This ADC achieves an SNR of 65dB and an SFDR of 82dB for sampling analog input frequencies up to 250MHz.
引用
收藏
页数：2
相关论文
共 50 条
  • [41] A 12-bit 200MS/s pipeline ADC with 91 mW power and 66 dB SNDR
    Liu, Maliang
    Lian, Kaixiong
    Huang, Yingzhou
    Ma, Rui
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2017, 63 : 104 - 111
  • [42] A Single-Channel 5bit 333MS/s Asynchronous Digital Slope ADC Based on CMOS Technology
    Shu, Yujun
    Mei, Fengyi
    Yu, Youling
    2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE & COMMUNICATION TECHNOLOGY (CICT), 2017,
  • [43] A 12 bit 200 MS/s Zero-Crossing-Based Pipelined ADC With Early Sub-ADC Decision and Output Residue Background Calibration
    Shin, Soon-Kyun
    Rudell, Jacques C.
    Daly, Denis C.
    Munoz, Carlos E.
    Chang, Dong-Young
    Gulati, Kush
    Lee, Hae-Seung
    Straayer, Matthew Z.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (06) : 1366 - 1382
  • [44] A 12-bit 600-MS/s Time-Interleaved SAR ADC with Background Timing Skew Calibration
    Wei, Yen-Hsin
    Lin, Chin-Yu
    Lee, Tai-Cheng
    2016 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2016,
  • [45] A 12-Bit 1-GS/s Pipelined ADC with a Novel Timing Strategy in 40-nm CMOS Process
    Xu, Fangyuan
    Guo, Xuan
    Li, Zeyu
    Jia, Hanbo
    Wu, Danyu
    Wu, Jin
    ELECTRONICS, 2023, 12 (04)
  • [46] A 100 MS/s, 10.5 Bit, 2.46 mW Comparator-Less Pipeline ADC Using Self-Biased Ring Amplifiers
    Lim, Yong
    Flynn, Michael P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (10) : 2331 - 2341
  • [47] A 14 Bit 500 MS/s CMOS DAC Using Complementary Switched Current Sources and Time-Relaxed Interleaving DRRZ
    Li, Xueqing
    Wei, Qi
    Xu, Zhen
    Liu, Jianan
    Wang, Hui
    Yang, Huazhong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (08) : 2337 - 2347
  • [48] A 6.94-fJ/Conversion-Step 12-bit 100-MS/s Asynchronous SAR ADC Exploiting Split-CDAC in 65-nm CMOS
    Li, Manxin
    Yao, Yuting
    Hu, Biao
    Wei, Jipeng
    Chen, Yong
    Ma, Shunli
    Ye, Fan
    Ren, Junyan
    IEEE ACCESS, 2021, 9 : 77545 - 77554
  • [49] A 12-bit 100-MS/s 83 dB SFDR SAR ADC with sampling switch linearity enhanced technique
    Xu Dai-guo
    Pu-Jie
    Xu Shi-liu
    Zhang Zheng-ping
    Zhang Jun-an
    Wang Jian-an
    IEICE ELECTRONICS EXPRESS, 2019, 16 (06):
  • [50] A 67.2 dB SNDR 1.8-V 12-bit 2-MS/s SAR ADC without calibration
    Liu, Maliang
    Xie, Yi
    Zhu, Zhangming
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 86 (01) : 151 - 158
12345