A 12 Bit 500MS/s SHA-less ADC in 0.18um CMOS

被引：0
|
作者：
Li, Liang [1 ]
Xu, Mingyuan [1 ]
Huang, Xingfa [1 ]
Shen, Xiaofeng [1 ]
Fu, Dongbing [2 ]
Chen, Xi [2 ]
Pujie [2 ]
机构：
[1] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China
[2] Sichuan Inst Solide State Circuits, Chongqing 400060, Peoples R China
来源：
7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016 | 2016年
关键词：
switched capacitor; SHA-less; input buffer; CMOS; SFDR;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a 12 bit 500MS/s SHA-less ADC is described. The ADC has an integrated input buffer with a new linearization technique that improves its distortion. Eight pipeline stages with fully differential switched capacitor architecture follow the input buffer. Each of stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched capacitor DAC and interstage residue amplifier(MDAC). A 0.18 mu m CMOS process with 3.3V/1.8V analog power supply is used in the design. This ADC achieves an SNR of 65dB and an SFDR of 82dB for sampling analog input frequencies up to 250MHz.
引用
收藏
页数：2
相关论文
共 50 条
  • [31] A 1 GS/s 12-Bit Pipelined/SAR Hybrid ADC in 40 nm CMOS Technology
    Li, Jianwen
    Guo, Xuan
    Luan, Jian
    Wu, Danyu
    Zhou, Lei
    Wu, Nanxun
    Huang, Yinkun
    Jia, Hanbo
    Zheng, Xuqiang
    Wu, Jin
    Liu, Xinyu
    ELECTRONICS, 2020, 9 (02)
  • [32] A 3.3V 14-bit 125MS/s Pipeline ADC with hybrid 1.8V/3.3V MOSFET technique in 0.18μm CMOS
    Zhou, Xiaodan
    He, Weipeng
    Fu, Dongbing
    Wang, Jianan
    Chen, Guangbing
    IEICE ELECTRONICS EXPRESS, 2024, 21 (07):
  • [33] A 12-Bit 10 MS/s SAR ADC With High Linearity and Energy-Efficient Switching
    Liu, Shubin
    Shen, Yi
    Zhu, Zhangming
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (10) : 1616 - 1627
  • [34] A 12-bit,40-Ms/s pipelined ADC with an improved operational amplifier附视频
    王瑜
    杨海钢
    尹韬
    刘飞
    半导体学报, 2012, (05) : 105 - 112
  • [35] A Low-Spurious Low-Power 12-bit 300MS/s DAC with 0.1mm2 in 0.18μm CMOS Process
    Lin, Wei-Te
    Kuo, Tai-Haur
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [36] An I/Q channel 12-bit 120 MS/s CMOS DAC with deglitch circuits
    Seon, Jong-Kug
    Ha, Seong-Min
    Yoon, Kwang Sub
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 72 (01) : 65 - 74
  • [37] An I/Q channel 12-bit 120 MS/s CMOS DAC with deglitch circuits
    Jong-Kug Seon
    Seong-Min Ha
    Kwang Sub Yoon
    Analog Integrated Circuits and Signal Processing, 2012, 72 : 65 - 74
  • [38] A 16-bit 16-MS/s SAR ADC With On-Chip Calibration in 55-nm CMOS
    Shen, Junhua
    Shikata, Akira
    Fernando, Lalinda D.
    Guthrie, Ned
    Chen, Baozhen
    Maddox, Mark
    Mascarenhas, Nikhil
    Kapusta, Ron
    Coln, Michael C. W.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (04) : 1149 - 1160
  • [39] A 12-bit 40 MS/s SAR ADC with Digital Foreground Self-calibration for Capacitor Mismatches
    Yeo, Injune
    Lee, Byung-Geun
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20 (01) : 105 - 118
  • [40] Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing
    Diaz-Madrid, J. A.
    Neubauer, H.
    Hauer, H.
    Domenech-Asensi, G.
    Ruiz-Merino, R.
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 369 - +
12345