A 12 Bit 500MS/s SHA-less ADC in 0.18um CMOS

被引：0

作者：

Li, Liang ^{[1
]}

Xu, Mingyuan ^{[1
]}

Huang, Xingfa ^{[1
]}

Shen, Xiaofeng ^{[1
]}

Fu, Dongbing ^{[2
]}

Chen, Xi ^{[2
]}

Pujie ^{[2
]}

机构：

[1] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China

[2] Sichuan Inst Solide State Circuits, Chongqing 400060, Peoples R China

来源：

7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016 | 2016年

关键词：

switched capacitor; SHA-less; input buffer; CMOS; SFDR;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a 12 bit 500MS/s SHA-less ADC is described. The ADC has an integrated input buffer with a new linearization technique that improves its distortion. Eight pipeline stages with fully differential switched capacitor architecture follow the input buffer. Each of stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched capacitor DAC and interstage residue amplifier(MDAC). A 0.18 mu m CMOS process with 3.3V/1.8V analog power supply is used in the design. This ADC achieves an SNR of 65dB and an SFDR of 82dB for sampling analog input frequencies up to 250MHz.

引用

页数：2

共 50 条

[21] A 150 MS/s 133 μW 7 bit ADC in 90 nm Digital CMOS
Van der Plas, Geert
Verbruggen, Bob
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (12) : 2631 - 2640
[22] A 5-Bit 500-MS/s Asynchronous Digital Slope ADC With Two Comparators
Shu, Yujun
Mei, Fengyi
Yu, Youling
Wu, Jiangfeng
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (04) : 426 - 430
[23] Comparative analysis of two operational amplifier topologies for a 40MS/s 12-bit pipelined ADC in 0.35μm CMOS
Diaz-Madrid, Jose-Angel
Neubauer, Harald
Domenech-Asensi, Gines
Ruiz, Ramon
2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 121 - +
[24] An 11.1 mW 42 MS/s 10 b ADC With Two-Step Settling in 0.18 μm CMOS
Peach, Charles T.
Moon, Un-Ku
Allstot, David J.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (02) : 391 - 400
[25] A 12 bit 100 MS/s SAR-Assisted Digital-Slope ADC
Liu, Chun-Cheng
Huang, Mu-Chen
Tu, Yu-Hsuan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (12) : 2941 - 2950
[26] A 14-bit 80 MS/s CMOS ADC with 84.8 dB SFDR and 72 dB SNDR
Cai, Hua
Li, Ping
Cen, Yuanjun
Zhu, Zhiyong
JOURNAL OF SEMICONDUCTORS, 2012, 33 (02)
[27] A 14-bit 80 MS/s CMOS ADC with 84.8 dB SFDR and 72 dB SNDR
蔡化
李平
岑远军
朱志勇
半导体学报, 2012, 33 (02) : 127 - 132
[28] A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques
Miki, Takuji
Morie, Takashi
Matsukawa, Kazuo
Bando, Yoji
Okumoto, Takeshi
Obata, Koji
Sakiyama, Shiro
Dosho, Shiro
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (06) : 1372 - 1381
[29] A 10 b 120 MS/s 108 mW 0.18 μm CMOS ADC with a PVT-insensitive current reference
Hee-Cheol Choi
Young-Ju Kim
Woo-Joo Kim
Younglok Kim
Seung-Hoon Lee
Analog Integrated Circuits and Signal Processing, 2009, 58 : 115 - 121
[30] A 10 b 120 MS/s 108 mW 0.18 μm CMOS ADC with a PVT-insensitive current reference
Choi, Hee-Cheol
Kim, Young-Ju
Kim, Woo-Joo
Kim, Younglok
Lee, Seung-Hoon
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 58 (02) : 115 - 121

← 1 2 3 4 5 →