A 12 Bit 500MS/s SHA-less ADC in 0.18um CMOS

被引：0
|
作者：
Li, Liang [1 ]
Xu, Mingyuan [1 ]
Huang, Xingfa [1 ]
Shen, Xiaofeng [1 ]
Fu, Dongbing [2 ]
Chen, Xi [2 ]
Pujie [2 ]
机构：
[1] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China
[2] Sichuan Inst Solide State Circuits, Chongqing 400060, Peoples R China
来源：
7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016 | 2016年
关键词：
switched capacitor; SHA-less; input buffer; CMOS; SFDR;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a 12 bit 500MS/s SHA-less ADC is described. The ADC has an integrated input buffer with a new linearization technique that improves its distortion. Eight pipeline stages with fully differential switched capacitor architecture follow the input buffer. Each of stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched capacitor DAC and interstage residue amplifier(MDAC). A 0.18 mu m CMOS process with 3.3V/1.8V analog power supply is used in the design. This ADC achieves an SNR of 65dB and an SFDR of 82dB for sampling analog input frequencies up to 250MHz.
引用
收藏
页数：2
相关论文
共 50 条
  • [11] A low power 16-bit 50 MS/s pipeline ADC with 104 dB SFDR in 0.18 pm CMOS
    Zhou, Xiaodan
    He, Weipeng
    Fu, Dongbing
    Wang, Jianan
    Chen, Guangbing
    Li, Qiang
    MICROELECTRONICS JOURNAL, 2024, 146
  • [12] A 14b 100MS/s 3.4mm2 145mW 0.18um CMOS pipeline A/D converter
    Lee, Kyung-Hoon
    Cho, Young-Jae
    Choi, Hee-Cheol
    Park, Yong-Hyun
    Sa, Doo-Hwan
    Kim, Young-Lok
    Lee, Seung-Hoon.
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 351 - +
  • [13] A 4-GS/s 4-bit flash ADC in 0.18-μm CMOS
    Park, Sunchyun
    Palaskas, Yorgos
    Flynn, Michael P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (09) : 1865 - 1872
  • [14] A 3.03 μW 10-BIT 200 KS/s SAR ADC IN 0.18 μM CMOS
    Zhu, Zhangming
    Xiao, Yu
    Liang, Liang
    Liu, Lianxi
    Yang, Yintang
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (04)
  • [15] An 8-bit 208 MS/s SAR ADC in 65 nm CMOS
    Zhangming Zhu
    Qiyu Wang
    Yu Xiao
    Xiaoli Song
    Yintang Yang
    Analog Integrated Circuits and Signal Processing, 2013, 76 : 129 - 137
  • [16] An 8-bit 208 MS/s SAR ADC in 65 nm CMOS
    Zhu, Zhangming
    Wang, Qiyu
    Xiao, Yu
    Song, Xiaoli
    Yang, Yintang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 76 (01) : 129 - 137
  • [17] A 16-bit, 125 MS/s, 385 mW, 78.7 dB SNR CMOS Pipeline ADC
    Devarajan, Siddharth
    Singer, Larry
    Kelly, Dan
    Decker, Steven
    Kamath, Abhishek
    Wilkins, Paul
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) : 3305 - 3313
  • [18] A 12-bit 40-MS/s SAR ADC with Calibration-Less Switched Capacitive Reference Driver
    Ju, Hyungyu
    Lee, Sewon
    Lee, Minjae
    ELECTRONICS, 2020, 9 (11) : 1 - 15
  • [19] A 12b 50 MS/s 21.6 mW 0.18 μm CMOS ADC Maximally Sharing Capacitors and Op-Amps
    Lee, Kyung-Hoon
    Kim, Kwang-Soo
    Lee, Seung-Hoon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (09) : 2127 - 2136
  • [20] A Rail-to-Rail Input 12b 2 MS/s 0.18 μm CMOS Cyclic ADC for Touch Screen Applications
    Choi, Hee-Cheol
    Ahn, Gil-Cho
    Choi, Joong-Ho
    Lee, Seung-Hoon
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2009, 9 (03) : 160 - 165
12345