A 12 Bit 500MS/s SHA-less ADC in 0.18um CMOS

被引：0
|
作者：
Li, Liang [1 ]
Xu, Mingyuan [1 ]
Huang, Xingfa [1 ]
Shen, Xiaofeng [1 ]
Fu, Dongbing [2 ]
Chen, Xi [2 ]
Pujie [2 ]
机构：
[1] Sci & Technol Analog Integrated Circuit Lab, Chongqing 400060, Peoples R China
[2] Sichuan Inst Solide State Circuits, Chongqing 400060, Peoples R China
来源：
7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016 | 2016年
关键词：
switched capacitor; SHA-less; input buffer; CMOS; SFDR;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a 12 bit 500MS/s SHA-less ADC is described. The ADC has an integrated input buffer with a new linearization technique that improves its distortion. Eight pipeline stages with fully differential switched capacitor architecture follow the input buffer. Each of stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched capacitor DAC and interstage residue amplifier(MDAC). A 0.18 mu m CMOS process with 3.3V/1.8V analog power supply is used in the design. This ADC achieves an SNR of 65dB and an SFDR of 82dB for sampling analog input frequencies up to 250MHz.
引用
收藏
页数：2
相关论文
共 50 条
  • [1] A 12 Bit IF Sampling Pipelined ADC in 0.18um BiCMOS
    Li, Liang
    Fu, Dongbing
    Xu, Mingyuan
    Huang, Xingfa
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON MATERIAL, MECHANICAL AND MANUFACTURING ENGINEERING, 2015, 27 : 926 - 929
  • [2] A 500MS/s 14-bit Pipelined ADC With Startup Protection Circuit in 40 nm CMOS
    He, Ben
    Guo, Xuan
    Jia, Hanbo
    Sun, Kai
    Liu, Xinyu
    IEEE ACCESS, 2025, 13 : 43097 - 43108
  • [3] A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction
    Yang, Peilin
    Wang, Xiao
    Wang, Chengwei
    Li, Fule
    Jiang, Hanjun
    Wang, Zhihua
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (09) : 2004 - 2013
  • [4] A 14bit 500MS/s 85.62dBc SFDR 66.29dB SNDR SHA-less pipelined ADC with a stable and high-linearity input buffer and aperture-error calibration in 40nm CMOS
    Chen, Mingliang
    Wu, Keke
    Shen, Yupeng
    Wang, Zhiyu
    Chen, Hua
    Liu, Jiarui
    Yu, Faxin
    IEICE ELECTRONICS EXPRESS, 2021, 18 (11): : 1 - 5
  • [5] A 14-bit 100 MS/s SHA-less pipelined ADC with 89 dB SFDR and 74.5 dB SNR
    Wang Ke
    Fan Chaojie
    Pan Wenjie
    Zhou Jianjun
    IEICE ELECTRONICS EXPRESS, 2015, 12 (05):
  • [6] A NOVEL DIGITAL BACKGROUND CALIBRATION TECHNIQUE FOR 16 BIT SHA-LESS MULTIBIT PIPELINED ADC
    Narula, Swina
    Vashishath, Munish
    Pandey, Sujata
    ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2016, 14 (05) : 571 - 582
  • [7] A low power 0.18um 10Gb/s CMOS 16:1 multiplexer
    Zhou H.
    Feng J.
    Gaojishu Tongxin/Chinese High Technology Letters, 2010, 20 (04): : 410 - 414
  • [8] A 12-bit 100 MS/s pipelined ADC without using front-end SHA
    Imanpoor, H.
    Mehranpouy, M.
    Torkzadeh, P.
    Jannesari, A.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2018, 86 : 142 - 153
  • [9] A dual-channel 6b 1GS/s 0.18um CMOS ADC for ultra wide-band communication systems
    Cho, Young-Jae
    Lee, Kyung-Hoon
    Choi, Hee-Cheol
    Kim, Young-Ju
    Moon, Kyoung-Jun
    Lee, Seung-Hoon
    Hyun, Seok-Bong
    Park, Seong-Su
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 339 - +
  • [10] A 10-bit 100-MS/s 5.23-mW SAR ADC in 0.18-μm CMOS
    Ma, Rui
    Wang, Lisha
    Li, Dengquan
    Ding, Ruixue
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2018, 78 : 63 - 72
12345