Demonstration of a Low Power Image Processing System using a SCAMP3 Vision Chip

被引:0
作者
Carey, Stephen J. [1 ]
Barr, David R. W. [1 ]
Dudek, Piotr [1 ]
机构
[1] Univ Manchester, Sch Elect & Elect Engn, Manchester M13 9PL, Lancs, England
来源
2011 FIFTH ACM/IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS (ICDSC) | 2011年
关键词
ARRAY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A low power vision system has been developed incorporating the SCAMP3 pixel-parallel processor array vision chip. A test algorithm to detect loitering targets has shown an average power consumption of <6mW analysing 128x128 images at 8 frames per second.
引用
收藏
页数:2
相关论文
共 7 条
[1]   APRON: A Cellular Processor Array Simulation and Hardware Design Tool [J].
Barr, David R. W. ;
Dudek, Piotr .
EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2009,
[2]  
Casier H., 2008, ANALOG CIRCUIT DESIG
[3]   General-purpose 128 x 128 SIMD processor array with integrated image sensor [J].
Dudek, P. ;
Carey, S. J. .
ELECTRONICS LETTERS, 2006, 42 (12) :678-679
[4]  
Hengstler S, 2007, PROCEEDINGS OF THE SIXTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P360, DOI 10.1109/IPSN.2007.4379696
[5]   A SIMD Cellular Processor Array Vision Chip With Asynchronous Processing Capabilities [J].
Lopich, Alexey ;
Dudek, Piotr .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (10) :2420-2431
[6]  
Poikonen J, 2009, IEEE INT SYMP CIRC S, P1927
[7]  
Vilarino D. L., 2007, IEEE INT S CIRC SYST