A Digital Background Calibration Algorithm of Time-Interleaved ADC

被引：0
|
作者：
Yin, Yongsheng [1 ]
Li, Jiayu [1 ]
Chen, Hongmei [1 ]
机构：
[1] Hefei Univ Technol, Inst VLSI Design, Hefei, Peoples R China
来源：
PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID) | 2014年
关键词：
TIADC; Interpolation Filter; LMS; Hardware;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a background calibration algorithm based on the interpolation filter and the Least Mean Square (LMS) algorithm, taking the 5-channel Time-Interleaved Analog to Digital Converter(TIADC) as the model. And the algorithm is verified by the Simulink modeling and hardware. Comparing the spectra of the signals before and after calibration in the Simulink model, the ENOB rises from 3.62446 to 7.67697 and the SNR rises from 23.5815dB to 43.1738dB when the frequency of the input signal f(in) = 29.8MHz While f(in) = 59.8MHz, the ENOB rises from 3.62009 to 7.48092 and the SNR rises from 23.5552dB to 43.1929dB. Therefore, the correctness and the effectiveness of the algorithm have been verified.
引用
收藏
页码：64 / 67
页数：4
相关论文
共 50 条
  • [41] A time-interleaved ADC calibration technique for spectrum monitoring applications
    Baran, Dursun
    MICROELECTRONICS JOURNAL, 2022, 123
  • [42] Fully digital background calibration of channel mismatches in time-interleaved ADCs using recursive least square algorithm
    Van-Phuc Hoang
    Van-Thanh Ta
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 130 (130)
  • [43] A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques
    Huang, Chun-Cheng
    Wang, Chung-Yi
    Wu, Jieh-Tsorng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) : 848 - 858
  • [44] A Fully Digital Background Calibration Technique for M-Channel Time-Interleaved ADCs
    Sadeque Reza Khan
    Adnan Ahmed Hashmi
    GoangSeog Choi
    Circuits, Systems, and Signal Processing, 2017, 36 : 3303 - 3319
  • [45] A Fully Digital Background Calibration Technique for M-Channel Time-Interleaved ADCs
    Khan, Sadeque Reza
    Hashmi, Adnan Ahmed
    Choi, GoangSeog
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (08) : 3303 - 3319
  • [46] A 200MSPS Time-Interleaved 12-bit ADC System with Digital Calibration
    Bommireddipalli, Aditya
    Zhou, Dadian
    Talarico, Claudio
    Silva-Martinez, Jose
    Karsilayan, Aydin I.
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1184 - 1187
  • [47] All-digital background calibration technique for timing mismatch of time-interleaved ADCs
    Chen, Hongmei
    Pan, Yunsheng
    Yin, Yongsheng
    Lin, Fujiang
    INTEGRATION-THE VLSI JOURNAL, 2017, 57 : 45 - 51
  • [48] A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory Errors
    Law, Chi Ho
    Hurst, Paul J.
    Lewis, Stephen H.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (10) : 2091 - 2103
  • [49] A DIGITAL BACKGROUND CALIBRATION METHOD FOR TIME-INTERLEAVED ADCS BASED ON FREQUENCY SHIFTING TECHNIQUE
    Zheng, Yanze
    Mei, Sitao
    Sun, Sicheng
    Zhao, Yijiu
    METROLOGY AND MEASUREMENT SYSTEMS, 2024, 31 (03) : 481 - 495
  • [50] A Low Complexity All-Digital Background Calibration Technique for Time-Interleaved ADCs
    Chen, Hongmei
    Yin, Yongsheng
    Deng, Honghui
    Lin, Fujiang
    VLSI DESIGN, 2016,
12345