A Digital Background Calibration Algorithm of Time-Interleaved ADC

被引：0
|
作者：
Yin, Yongsheng [1 ]
Li, Jiayu [1 ]
Chen, Hongmei [1 ]
机构：
[1] Hefei Univ Technol, Inst VLSI Design, Hefei, Peoples R China
来源：
PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID) | 2014年
关键词：
TIADC; Interpolation Filter; LMS; Hardware;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a background calibration algorithm based on the interpolation filter and the Least Mean Square (LMS) algorithm, taking the 5-channel Time-Interleaved Analog to Digital Converter(TIADC) as the model. And the algorithm is verified by the Simulink modeling and hardware. Comparing the spectra of the signals before and after calibration in the Simulink model, the ENOB rises from 3.62446 to 7.67697 and the SNR rises from 23.5815dB to 43.1738dB when the frequency of the input signal f(in) = 29.8MHz While f(in) = 59.8MHz, the ENOB rises from 3.62009 to 7.48092 and the SNR rises from 23.5552dB to 43.1929dB. Therefore, the correctness and the effectiveness of the algorithm have been verified.
引用
收藏
页码：64 / 67
页数：4
相关论文
共 50 条
  • [31] Digital Timing Error Calibration of Time-Interleaved ADC with Low Sample Rate
    Neitola, Marko
    2020 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2020,
  • [32] A Novel Gain Error Background Calibration Algorithm for Time-interleaved ADCs
    Yin, Yongsheng
    Yang, Gang
    Chen, Hongmei
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 42 - 45
  • [33] A calibration architecture for improving the performance of time-interleaved ADC
    Long, ShanLi
    Wu, JianHui
    Zhang, YunZhu
    Shi, LongXing
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 577 - 580
  • [34] Efficient Digital Background Calibration of Time-Interleaved Pipeline Analog-to-Digital Converters
    Centurelli, Francesco
    Monsurro, Pietro
    Trifiletti, Alessandro
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (07) : 1373 - 1383
  • [35] A CMOS 15-bit 125-MS/s time-interleaved ADC with digital background. calibration
    Lee, Zwei-Mei
    Wang, Cheng-Yeh
    Wu, Jieh-Tsorng
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 209 - 212
  • [36] A Configurable Time-Interleaved ADC Structure with Digital Blind Calibration for Time-Variant Signal
    Qiu, Yongtao
    Zhou, Jie
    Liu, Youjiang
    2018 10TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS (ICCCAS 2018), 2018, : 336 - 339
  • [37] An analog background calibration technique for time-interleaved analog-to-digital converters
    Dyer, KC
    Fu, DH
    Lewis, SH
    Hurst, PJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) : 1912 - 1919
  • [38] Background Calibration of Time-Interleaved ADC for Optical Coherent Receivers Using Error Backpropagation Techniques
    Solis, Fredy
    Fernandez Bocco, Alvaro
    Morero, Damian
    Hueda, Mario R.
    Reyes, Benjamin T.
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [39] Background Calibration of Time-Interleaved ADCs with Polyphase Filters
    Mafi, Hamidreza
    Ali, Mohamed
    Savaria, Yvon
    Honarparvar, Mohammad
    Ben-Hamida, Naim
    2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
  • [40] Timing Mismatch Background Calibration for Time-Interleaved ADCs
    Tang, Tzu-Yi
    Tsai, Tsung-Heng
    Chen, Kevin
    TENCON 2012 - 2012 IEEE REGION 10 CONFERENCE: SUSTAINABLE DEVELOPMENT THROUGH HUMANITARIAN TECHNOLOGY, 2012,
12345