A Digital Background Calibration Algorithm of Time-Interleaved ADC

被引：0
|
作者：
Yin, Yongsheng [1 ]
Li, Jiayu [1 ]
Chen, Hongmei [1 ]
机构：
[1] Hefei Univ Technol, Inst VLSI Design, Hefei, Peoples R China
来源：
PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID) | 2014年
关键词：
TIADC; Interpolation Filter; LMS; Hardware;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a background calibration algorithm based on the interpolation filter and the Least Mean Square (LMS) algorithm, taking the 5-channel Time-Interleaved Analog to Digital Converter(TIADC) as the model. And the algorithm is verified by the Simulink modeling and hardware. Comparing the spectra of the signals before and after calibration in the Simulink model, the ENOB rises from 3.62446 to 7.67697 and the SNR rises from 23.5815dB to 43.1738dB when the frequency of the input signal f(in) = 29.8MHz While f(in) = 59.8MHz, the ENOB rises from 3.62009 to 7.48092 and the SNR rises from 23.5552dB to 43.1929dB. Therefore, the correctness and the effectiveness of the algorithm have been verified.
引用
收藏
页码：64 / 67
页数：4
相关论文
共 50 条
  • [21] A Time-Interleaved SAR ADC With Signal-Independent Background Timing Calibration
    Su, Christopher K.
    Hurst, Paul J.
    Lewis, Stephen H.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (02) : 620 - 633
  • [22] A digital background calibration technique for time-interleaved analog-to-digital converters
    Fu, DH
    Dyer, KC
    Lewis, SH
    Hurst, PJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) : 1904 - 1911
  • [23] Low complexity digital background calibration algorithm for the correction of timing mismatch in time-interleaved ADCs
    Abbaszadeh, Asgar
    Aghdam, Esmaeil Najafi
    Rosado-Munoz, Alfredo
    MICROELECTRONICS JOURNAL, 2019, 83 : 117 - 125
  • [24] A 1-GS/s 11.5-ENOB Time-Interleaved ADC with Fully Digital Background Calibration
    Nakamura, Yohei
    Oshima, Takashi
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1332 - 1335
  • [25] A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADC's
    Jin, HW
    Lee, EKF
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (07): : 603 - 613
  • [26] A digital calibration technique for N-channel time-interleaved ADC based on simulated annealing algorithm
    Zhang, Yuhao
    Han, Chenxi
    Liu, Shubin
    MICROELECTRONICS JOURNAL, 2023, 133
  • [27] A CMOS 6-Bit 16-GS/s Time-Interleaved ADC with Digital Background Calibration
    Huang, Chun-Cheng
    Wang, Chung-Yi
    Wu, Jieh-Tsorng
    2010 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2010, : 159 - +
  • [28] Comprehensive Background Calibration of Time-Interleaved Analog-to-Digital Converters
    Xu, Benwei
    Chiu, Yun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (05) : 1306 - 1314
  • [29] Improved Digital Background Calibration of Time-Interleaved Pipeline A/D Converters
    Centurelli, Francesco
    Monsurro, Pietro
    Trifiletti, Alessandro
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (02) : 86 - 90
  • [30] A CMOS 15-bit 125-MS/s time-interleaved ADC with digital background calibration
    Lee, Zwei-Mei
    Wang, Cheng-Yeh
    Wu, Jieh-Tsorng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (10) : 2149 - 2160
12345