A Digital Background Calibration Algorithm of Time-Interleaved ADC

被引：0
|
作者：
Yin, Yongsheng [1 ]
Li, Jiayu [1 ]
Chen, Hongmei [1 ]
机构：
[1] Hefei Univ Technol, Inst VLSI Design, Hefei, Peoples R China
来源：
PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID) | 2014年
关键词：
TIADC; Interpolation Filter; LMS; Hardware;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a background calibration algorithm based on the interpolation filter and the Least Mean Square (LMS) algorithm, taking the 5-channel Time-Interleaved Analog to Digital Converter(TIADC) as the model. And the algorithm is verified by the Simulink modeling and hardware. Comparing the spectra of the signals before and after calibration in the Simulink model, the ENOB rises from 3.62446 to 7.67697 and the SNR rises from 23.5815dB to 43.1738dB when the frequency of the input signal f(in) = 29.8MHz While f(in) = 59.8MHz, the ENOB rises from 3.62009 to 7.48092 and the SNR rises from 23.5552dB to 43.1929dB. Therefore, the correctness and the effectiveness of the algorithm have been verified.
引用
收藏
页码：64 / 67
页数：4
相关论文
共 50 条
  • [1] DIGITAL BACKGROUND CALIBRATION FOR TIMING SKEW IN TIME-INTERLEAVED ADC
    Li, Jing
    Liu, Yang
    Wu, Shuangyi
    Ning, Ning
    Yu, Qi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (08)
  • [2] SPLIT-ADC BASED DIGITAL BACKGROUND CALIBRATION FOR TIME-INTERLEAVED ADC
    Zhang Rui Yin Yongsheng Gao Minglun (Institute of Very Large Scale Integration
    Journal of Electronics(China), 2012, (Z2) : 302 - 309
  • [3] SPLIT-ADC BASED DIGITAL BACKGROUND CALIBRATION FOR TIME-INTERLEAVED ADC
    Zhang Rui Yin Yongsheng Gao Minglun Institute of Very Large Scale Integration Hefei University of Technology Hefei China
    Journal of Electronics(China), 2012, 29(Z2) (China) : 302 - 309
  • [4] Time-interleaved SAR ADC design with background calibration
    Adiyaman, Muhammed Yasin
    Karalar, Tufan Coskun
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (03) : 321 - 334
  • [5] A Digital-circuit-based Evolutionary-computation Algorithm for Time-interleaved ADC Background Calibration
    Zhou, Dadian
    Talarico, Claudio
    Silva-Martinez, Jose
    2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2016, : 13 - 17
  • [6] Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC
    Abbaszadeh, Asgar
    Aghdam, Esmaeil N.
    Rosado-Munoz, Alfredo
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (02) : 299 - 310
  • [7] Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC
    Asgar Abbaszadeh
    Esmaeil N. Aghdam
    Alfredo Rosado-Muñoz
    Analog Integrated Circuits and Signal Processing, 2019, 99 : 299 - 310
  • [8] All-Digital Background Calibration for Time-Interleaved ADC Using Pseudo Aliasing Signal
    Matsuno, Junya
    Yamaji, Takafumi
    Furuta, Masanori
    Itakura, Tetsuro
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1050 - 1053
  • [9] Split-Based Time-interleaved ADC with Digital Background Timing-skew Calibration
    Guo, Mingqiang
    Sin, Sai-Weng
    Seng-Pan, U.
    Martins, R. P.
    2017 13TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2017, : 113 - 116
  • [10] All-Digital Blind Background Calibration Technique for Any Channel Time-Interleaved ADC
    Qiu, Yongtao
    Liu, You-Jiang
    Zhou, Jie
    Zhang, Guifu
    Chen, Dahai
    Du, Niantong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (08) : 2503 - 2514
12345