Reliability- and process-variation aware design of integrated circuits

被引:71
作者
Alam, M. [1 ]
机构
[1] Purdue Univ, Network Computat Nanotechnol, W Lafayette, IN 47907 USA
基金
美国国家科学基金会;
关键词
D O I
10.1016/j.microrel.2008.07.039
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We review the literature for reliability- and process-variation aware VLSI design to find that an exciting area of research/application is rapidly emerging as a core topic of IC design. Design of reliable circuits With unreliable components is a significant challenge that is likely to remain relevant for all circuit designs from now on, therefore any contribution in this field is likely to have lasting effect oil the design philosophy of integrated circuits. (c) 2008 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1114 / 1122
页数:9
相关论文
共 87 条
[1]   A process-tolerant cache architecture for improved yield in nanoscale technologies [J].
Agarwal, A ;
Paul, BC ;
Mahmoodi, H ;
Datta, A ;
Roy, K .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (01) :27-38
[2]  
AGARWAL M, 2007, P VLSI TEST S
[3]   PMOS NBTI-induced circuit mismatch in advanced technologies [J].
Agostinelli, M ;
Lau, S ;
Pae, S ;
Marzolf, P ;
Muthali, H ;
Jacobs, S .
2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, :171-175
[4]   Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects [J].
Ajami, AH ;
Banerjee, K ;
Pedram, M .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (06) :849-861
[5]   Demonstrated reliability of 4-Mb MRAM [J].
Åkerman, J ;
Brown, P ;
DeHerrera, M ;
Durlam, M ;
Fuchs, E ;
Gajewski, D ;
Griswold, M ;
Janesky, J ;
Nahas, JJ ;
Tehrani, S .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (03) :428-435
[6]  
ALAM M, 2003, PHYS SOFT BREAKDOWN
[7]   A comprehensive model for PMOS NBTI degradation: Recent progress [J].
Alam, M. A. ;
Kufluoglu, H. ;
Varghese, D. ;
Mahapatra, S. .
MICROELECTRONICS RELIABILITY, 2007, 47 (06) :853-862
[8]   Theory of nanocomposite network transistors for macroelectronics applications [J].
Alam, M. A. ;
Pimparkar, N. ;
Kumar, S. ;
Murthy, J. .
MRS BULLETIN, 2006, 31 (06) :466-470
[9]   A comprehensive model of PMOS NBTI degradation [J].
Alam, MA ;
Mahapatra, S .
MICROELECTRONICS RELIABILITY, 2005, 45 (01) :71-81
[10]   A phenomenological theory of correlated multiple soft-breakdown events in ultra-thin gate dielectrics [J].
Alam, MA ;
Smith, RK .
41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, :406-411