Implementation of a 18 GHz bandwidth Channel Emulator using an FIR filter

被引:0
|
作者
Patnaik, Abhishek [1 ]
Talebzadeh, Atieh [1 ]
Tsiklauri, Mikheil [1 ]
Pommerenke, David [1 ]
Ding, Chong [2 ]
White, Douglas [2 ]
Scearce, Stephen [2 ]
Yang, Yaochao [3 ]
机构
[1] Missouri Univ Sci & Technol, EMC Lab, 4000 Enterprise Dr, Rolla, MO 65409 USA
[2] Cisco Syst Inc, Res Triangle Pk, NC USA
[3] Cisco Syst Inc, San Jose, CA USA
来源
2014 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC) | 2014年
基金
美国国家科学基金会;
关键词
channel emulator; genetic algorithm; FIR filter; eye diagram; ELECTROMAGNETICS; OPTIMIZATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An implementation of a broadband channel emulator is presented using a Finite Impulse Response (FIR) filter which operates up to 18 GHz (HMC6545LP5E). This integrated circuit has two differential channels, each having 9 adjustable taps and a delay between taps of 18 ps. The individual tap behaviors do not match to that of an ideal FIR filter. The response for each tap is measured to create a "basis function". Using these basis functions a method is presented that matches the filter response to a desired response within the limits of the filter. Two methods are used to obtain a match between the desired channel response and the simulated response: least square method (LSM) and genetic algorithm (GA). The LSM uses mapping functions which map from the obtained tap coefficients to the IC tap coefficients for each tap while GA uses exact measured data of each individual tap to achieve the best tap coefficient for a given target channel The calculated and measurement results of these methods are presented and compared for both methods.
引用
收藏
页码:950 / 955
页数:6
相关论文
共 50 条
  • [1] Design of a 20 GHz Bandwidth Dual-stage Dual-FIR Channel Emulator
    Qian, W.
    Talebzadeh, A.
    Li, G.
    Zhou, J.
    Pommerenke, D.
    Ding, C.
    White, D.
    Scearce, S.
    Yang, Y.
    2015 IEEE SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND SIGNAL INTEGRITY, 2015, : 148 - 153
  • [2] A low-cost FPGA implementation of multi-channel FIR filter with variable bandwidth
    Park, Sang Yoon
    IEICE ELECTRONICS EXPRESS, 2015, 12 (22):
  • [3] Implementation of a FIR filter by using CPLD
    Ling, C.
    Liu, R.
    Lin, X.
    Huaqiao Daxue Xuebao/Journal of Huaqiao University, 2001, 22 (01): : 76 - 79
  • [4] FPGA Implementation of Symmetric Systolic FIR Filter using Multi-channel Technique
    Datta, Debarshi
    Akhtar, Sahil
    Dutta, Himadri Sekhar
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 225 - 228
  • [5] Implementation considerations and performance comparison of variable bandwidth FIR filter and phase equalized IIR filter
    Harris, Fred
    Lowdermilk, Wade
    CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 1139 - +
  • [6] Dual-Channel YIGs Filter Signals To 18 GHz
    Browne, Jack
    MICROWAVES & RF, 2008, 47 (10) : 116 - 117
  • [7] FIR Digital Filter Implementation using flattened coefficient
    Yoon, SH
    Chong, JW
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 363 - 366
  • [8] Tuning of FIR filter transition bandwidth using fractional Fourier transform
    Sharma, S. N.
    Saxena, Rajiv
    Saxena, S. C.
    SIGNAL PROCESSING, 2007, 87 (12) : 3147 - 3154
  • [9] A Review: FIR Filter Implementation
    Trimale, Manish B.
    Chilveri
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 137 - 141
  • [10] Implementation of a FIR filter model using reversible Fredkin Gate
    Joy, Kiran
    Mathew, Binu K.
    2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 690 - 694