Fixed-Width Modified Booth Multiplier Design Based on Error Bound Analysis

被引:0
|
作者
Cho, Kyung-Ju
Chung, Jin-Gyun
Kim, Hwan-Yong
Kim, Gwang-Jun
Kim, Dae-Ik
Kim, Yong-Kab
机构
来源
MULTIMEDIA, COMPUTER GRAPHICS AND BROADCASTING, PT II | 2011年 / 263卷
关键词
Fixed-width multiplier; Error bound; Quantization;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The maximum quantization error has serious effect on the performance of fixed-width multipliers that receive W-bit inputs and produce W-bit products. In this paper, the error bound offered-width modified Booth multiplier is analyzed. Then, we present a design method that can be used to reduce the maximum error. By simulations, it is shown that the performance of the proposed fixed-width multiplier is close to that of the multiplier with rounding scheme. Also, by an FIR filter example, it is shown that the proposed method can be successfully applied to many multimedia and DSP applications requiring fixed-width property.
引用
收藏
页码:248 / 256
页数:9
相关论文
共 50 条
  • [1] Error bound reduction for fixed-width modified booth multiplier
    Cho, KJ
    Lee, SM
    Park, SH
    Chung, JG
    CONFERENCE RECORD OF THE THIRTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2004, : 508 - 512
  • [2] Low error fixed-width modified booth multiplier
    Cho, KJ
    Lee, KC
    Chung, JG
    Parhi, KK
    2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 45 - 50
  • [3] Design of low-error fixed-width modified booth multiplier
    Cho, KJ
    Lee, KC
    Chung, JG
    Parhi, KK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (05) : 522 - 531
  • [4] A Probabilistic Prediction Based Fixed-Width Booth Multiplier
    He, Yajuan
    Yi, Xilin
    Ma, Bin
    Zhang, Ziji
    Zhang, Bo
    2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 321 - 324
  • [5] Design of a Low-Error Fixed-Width Radix-8 Booth Multiplier
    Bhusare, Saroja S.
    Bhaaskaran, V. S. Kanchana
    2014 FIFTH INTERNATIONAL CONFERENCE ON SIGNAL AND IMAGE PROCESSING (ICSIP 2014), 2014, : 206 - 209
  • [6] Design of low error CSD fixed-width multiplier
    Kim, SM
    Chung, JG
    Parhi, KK
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 69 - 72
  • [7] Design of Error-Compensated Fixed-Width Multiplier
    Junghare, Aniket V.
    Keote, Rashmi S.
    Karule, P. T.
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1675 - 1678
  • [8] Modified PEB Formulation for Hardware-Efficient Fixed-Width Booth Multiplier
    Mohanty, Basant K.
    Tiwari, Vikas
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (12) : 3981 - 3994
  • [9] Modified PEB Formulation for Hardware-Efficient Fixed-Width Booth Multiplier
    Basant K. Mohanty
    Vikas Tiwari
    Circuits, Systems, and Signal Processing, 2014, 33 : 3981 - 3994
  • [10] Design of the lower error fixed-width multiplier and its application
    Van, LD
    Wang, SS
    Feng, WS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (10) : 1112 - 1118