High-level Synthesis-based Signal Coding

被引:0
作者
Dossis, Michael [1 ]
Androulidakis, Iosif [2 ]
机构
[1] TEI Western Macedonia, Dept Informat Engn, Kastoria, Greece
[2] Univ Ioannina, Ioannina, Greece
来源
2016 INTERNATIONAL CONFERENCE ON INFORMATION AND DIGITAL TECHNOLOGIES (IDT) | 2016年
关键词
High-level Synthesis; Signal Coding; Low level Design; EDA; formal verification; simulation; DESIGN; EXPLORATION;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
The extremely populated state of current ICs have motivated for advanced High-level Synthesis techniques to be used for specialized circuits. Due to the complexity and lack of flexibility of existing High-level Synthesis tools, most of the low level circuits such as signal coding blocks were left out of the EDA scope and to the responsibility of layout engineers. In this paper we present a High-level Synthesis approach which is suitable for both complex and low level custom block design. The advantage of this approach is a uniform and formal treatment of both high-level and low-level design, as well as provably correct results.
引用
收藏
页码:90 / 94
页数:5
相关论文
共 29 条
[1]   Provably Correct On-Chip Communication: A Formal Approach to Automatic Protocol Converter Synthesis [J].
Avnit, K. ;
D'Silva, V. ;
Sowmya, A. ;
Ramesh, S. ;
Parameswaran, S. .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 14 (02)
[2]   Hardware/software co-design of digital telecommunication systems [J].
Bolsens, I ;
DeMan, HJ ;
Lin, B ;
VanRompaey, K ;
Vercauteren, S ;
Verkest, D .
PROCEEDINGS OF THE IEEE, 1997, 85 (03) :391-418
[3]  
Buck JT, 1992, INT J COMPUTER SIMUL, P1
[4]  
Dossis M., 2010, J NEXT GENERATION IN, V1, P100, DOI [10.4156/jnit.vol1.issue1.9, DOI 10.4156/JNIT.VOL1.ISSUE1.9]
[5]  
Falk J., 2006, FORUM SPECIFICATION, P129
[6]   Incremental exploration of the combined physical and behavioral design space [J].
Gu, ZY ;
Wang, J ;
Dick, RP ;
Zhou, H .
42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, :208-213
[7]   Dynamically increasing the scope of code motions during the high-level synthesis of digital circuits [J].
Gupta, S ;
Dutt, N ;
Gupta, R ;
Nicolau, A .
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (05) :330-337
[8]   Coordinated parallelizing compiler optimizations and high-level synthesis [J].
Gupta, S ;
Gupta, RK ;
Dutt, ND ;
Nicolau, A .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2004, 9 (04) :441-470
[9]   THE SYNCHRONOUS DATA FLOW PROGRAMMING LANGUAGE LUSTER [J].
HALBWACHS, N ;
CASPI, P ;
RAYMOND, P ;
PILAUD, D .
PROCEEDINGS OF THE IEEE, 1991, 79 (09) :1305-1320
[10]  
HILFINGER PN, 1990, P INT C AC SPEECH SI, P1057