Active Filter-Based Hybrid On-Chip DC-DC Converter for Point-of-Load Voltage Regulation

被引:29
作者
Koese, Selcuk [1 ]
Tam, Simon [3 ]
Pinzon, Sally [4 ]
McDermott, Bruce [4 ]
Friedman, Eby G. [2 ]
机构
[1] Univ S Florida, Dept Elect Engn, Tampa, FL 33620 USA
[2] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA
[3] Intel Corp, Santa Clara, CA 95052 USA
[4] Eastman Kodak Co, Rochester, NY 14652 USA
基金
美国国家科学基金会;
关键词
Hybrid regulator; low-dropout regulator; on-chip voltage regulation; point-of-load voltage regulation; LOW-DROPOUT REGULATOR; SYSTEM; LDO;
D O I
10.1109/TVLSI.2012.2190539
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An active filter-based on-chip DC-DC voltage converter for application to distributed on-chip power supplies in multivoltage systems is described in this paper. No inductor or output capacitor is required in the proposed converter. The area of the voltage converter is therefore significantly less than that of a conventional low-dropout (LDO) regulator. Hence, the proposed circuit is appropriate for point-of-load voltage regulation for noise sensitive portions of an integrated circuit. The performance of the circuit has been verified with Cadence Spectre simulations and fabricated with a commercial 110 nm complimentary metal oxide semiconductor (CMOS) technology. The area of the voltage regulator is 0.015 mm(2) and delivers up to 80 mA of output current. The transient response with no output capacitor ranges from 72 to 192 ns. The parameter sensitivity of the active filter is also described. The advantages and disadvantages of the active filter-based, conventional switching, linear, and switched capacitor voltage converters are compared. The proposed circuit is an alternative to classical LDO voltage regulators, providing a means for distributing multiple local power supplies across an integrated circuit while maintaining high current efficiency and fast response time within a small area.
引用
收藏
页码:680 / 691
页数:12
相关论文
共 31 条
[1]   A transient-enhanced low-quiescent current low-dropout regulator with buffer impedance attenuation [J].
Al-Shyoukh, Mohammad ;
Lee, Hoi ;
Perez, Raul .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (08) :1732-1742
[2]  
[Anonymous], 2011, INT WORKSHOP SYSTEM
[3]  
Daryanani Gobind., 1976, PRINCIPLES ACTIVE NE
[4]   Embedded 5 V to 3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technology [J].
den Besten, GW ;
Nauta, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (07) :956-962
[5]   A 6-μW Chip-Area-Efficient Output-Capacitorless LDO in 90-nm CMOS Technology [J].
Guo, Jianping ;
Leung, Ka Nang .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (09) :1896-1905
[6]   Jitter and phase noise in ring oscillators [J].
Hajimiri, A ;
Limotyrakis, S ;
Lee, TH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (06) :790-804
[7]   Area-efficient linear regulator with ultra-fast load regulation [J].
Hazucha, P ;
Karnik, T ;
Bloechel, BA ;
Parsons, C ;
Finan, D ;
Borkar, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (04) :933-940
[8]   A 4-GHz clock system for a high-performance system-on-a-chip design [J].
Ingino, JM ;
von Kaenel, VR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (11) :1693-1698
[9]  
Jakushokas R, 2011, POWER DISTRIBUTION NETWORKS WITH ON-CHIP DECOUPLING CAPACITORS, SECOND EDITION, P5, DOI 10.1007/978-1-4419-7871-4_1
[10]  
Johns D. A., 2008, Analog integrated circuit design