Importance of ballistic carriers for the dynamic response in sub-100 nm MOSFETs

被引:4
|
作者
Okagaki, T [1 ]
Tanaka, M [1 ]
Ueno, H [1 ]
Miura-Mattausch, M [1 ]
机构
[1] Hiroshima Univ, Grad Sch Adv Sci Matter, Higashihiroshima 7398527, Japan
关键词
charge carrier processes; high-speed electronics; MOSFETs; time-domain analysis;
D O I
10.1109/55.988822
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Monte-Carlo simulations of the metal-oxide semiconductor field-effect transistor (MOSFET) switch-off characteristics are used to verify that ballistic carriers change the electric-field distribution along the MOSFET channel below 100 nm channel length. The field change has two main aspects: increase of field magnitude and shift of zero-field position from channel middle to source side. The shift of the zero-field position forces more carriers to flow to drain during switch-off. This results in a changed charge-partitioning ratio Q(s) (source) / Q(d) (drain) for sub-100 nm MOSFETs from 60/40 (long channel) to 40/60 at 40 nm and a slower emptying of the channel during switch-off than expected from the channel length reduction.
引用
收藏
页码:154 / 156
页数:3
相关论文
共 50 条
  • [1] Low frequency noise in sub-100 nm MOSFETs
    Kramer, TA
    Pease, RFW
    PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2003, 19 (1-2): : 13 - 17
  • [2] Modelling challenges in sub-100 nm gate stack MOSFETs
    Mangla, Tina
    Sehgal, Amit
    Gupta, Mridula
    Gupta, R. S.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2006, 21 (12) : 1609 - 1619
  • [3] A new model of subthreshold swing for sub-100 nm MOSFETs
    Yang, Lin-An
    Yu, Chun-Li
    Hao, Yue
    MICROELECTRONICS RELIABILITY, 2008, 48 (03) : 342 - 347
  • [4] Notched sub-100 nm gate MOSFETs for analog applications
    Wu, DP
    Hellberg, PE
    Zhang, SL
    Östling, M
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 539 - 542
  • [5] Ultrafast Pulse Characterization of Hot Carrier Injection Effects on Ballistic Carrier Transport for Sub-100 nm MOSFETs
    Cheng, Ran
    Yu, Xiao
    Shen, Lei
    Yin, Longxiang
    Zhang, Yanyan
    Zheng, Zejie
    Chen, Bing
    Liu, Xiaoyan
    Zhao, Yi
    2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2017,
  • [6] Characterization of sub-100 nm MOSFETs with high K gate dielectric
    Zhu, Hui-Wen
    Liu, Xiao-Yan
    Shen, Chao
    Kang, Jin-Feng
    Han, Ru-Qi
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (09): : 1107 - 1111
  • [7] Optimization of the channel doping profile of vertical sub-100 nm MOSFETs
    Kaesen, F
    Fink, C
    Anil, KG
    Hansch, W
    Doll, T
    Grabolla, T
    Scareiber, H
    Eisele, I
    THIN FILMS EPITAXIAL GROWTH AND NANOSTRUCTURES, 1999, 79 : 309 - 312
  • [8] Optimization of the channel doping profile of vertical sub-100 nm MOSFETs
    Kaesen, F
    Fink, C
    Anil, KG
    Hansch, W
    Doll, T
    Grabolla, T
    Schreiber, H
    Eisele, I
    THIN SOLID FILMS, 1998, 336 (1-2) : 309 - 312
  • [9] Sub-100 nm nanoplastics: potent carriers of tributyltin in marine water
    Raymond, Jason
    Felipe-Sotelo, Monica
    Bance-Soualhi, Rachida
    Crean, Carol
    Al-Sid-Cheikh, Maya
    ENVIRONMENTAL SCIENCE-NANO, 2024, 11 (01) : 241 - 252
  • [10] Sub-100 nm carriers by template polymerization for drug delivery applications
    Hashim, P. K.
    Abdrabou, Shimaa Said Mohamed Ali
    NANOSCALE HORIZONS, 2024, 9 (05) : 693 - 707