Channel profile optimization and device design for low-power high-performance dynamic-threshold MOSFET

被引：36
|
作者：
Wann, C
Assaderaghi, F
Dennard, R
Hu, CM
Shahidi, G
Taur, Y
机构：
来源：
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996 | 1996年
关键词：
D O I：
10.1109/IEDM.1996.553134
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：113 / 116
页数：4
相关论文
共 50 条
  • [21] Optimization of surface orientation for high-performance, low-power and robust FinFET SRAM
    Gangwal, Saakshi
    Mukhopadhyay, Saibal
    Roy, Kaushik
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 433 - 436
  • [22] Low-Power and High-Performance Design for Cryptosystem Using Power Aware and Pipeline Techniques
    Minh-Tung Dam
    Van-Cuong Nguyen
    Trong-Tuan Nguyen
    Thang-Dong Tran Le
    2014 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2014, : 36 - 41
  • [23] High-performance low-power bit-level systolic array signal processor with low-threshold dynamic logic circuits
    Song, WS
    Vai, NM
    Nguyen, HT
    CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 144 - 147
  • [24] Exploring SOI device structures and interconnect architectures for low-power high-performance circuits
    Zhang, R
    Roy, K
    Koh, CK
    Janes, DB
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2002, 149 (04): : 137 - 145
  • [25] High-performance low-power left-to-right array multiplier design
    Huang, ZJ
    Ercegovac, MSD
    IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (03) : 272 - 283
  • [26] Development of architecture and software technologies in high-performance low-power SoC design
    Hsueh, CW
    Chen, TF
    Chang, RG
    Lo, SW
    11TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2005, : 475 - 480
  • [27] Design Considerations for Low-Power High-Performance Mobile Logic and Memory Interfaces
    Palmer, Robert
    Poulton, John
    Fuller, Andrew
    Chen, Judy
    Zerbe, Jared
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 205 - +
  • [28] ROM based logic (RBL) design: High-performance and low-power adders
    Paul, Bipul C.
    Fujita, Shinobu
    Okajima, Masaki
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 796 - 799
  • [29] LPRAM: A novel methodology for low-power high-performance RAM design with testability
    Bhattacharjee, S
    Pradhan, DK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) : 637 - 651
  • [30] Carbon nanotube electronics: Design of high-performance and low-power digital circuits
    Raychowdhury, Arijit
    Roy, Kaushik
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (11) : 2391 - 2401
12345