Channel profile optimization and device design for low-power high-performance dynamic-threshold MOSFET

被引：36
|
作者：
Wann, C
Assaderaghi, F
Dennard, R
Hu, CM
Shahidi, G
Taur, Y
机构：
来源：
IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996 | 1996年
关键词：
D O I：
10.1109/IEDM.1996.553134
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：113 / 116
页数：4
相关论文
共 50 条
  • [1] Optimization of device dimensions for high-performance low-power architecture blocks
    Gemmeke, T
    Gansen, M
    Noll, TG
    Stockmanns, H
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 305 - 308
  • [2] Design, optimization of low-power high-performance DSP building blocks
    Gemmeke, T
    Gansen, M
    Stockmans, HJ
    Noll, TG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (07) : 1131 - 1139
  • [3] A HIGH-PERFORMANCE LOW-POWER CMOS CHANNEL FILTER
    BLACK, WC
    ALLSTOT, DJ
    REED, RA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (06) : 929 - 938
  • [4] High-performance, low-power design techniques for dynamic to static logic interface
    Jiang, J
    Lu, K
    Ko, U
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 12 - 17
  • [5] Design of high-performance low-power full adder
    Nehru, K.
    Shanmugam, A.
    INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2014, 49 (02) : 134 - 140
  • [6] Design guideline of an ultra-thin body SOI MOSFET for low-power and high-performance applications
    An, X
    Huang, R
    Zhao, BY
    Zhang, X
    Wang, YY
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (03) : 347 - 350
  • [7] Hybrid dual-threshold design techniques for high-performance processors with low-power features
    Ko, U
    Pua, A
    Hill, A
    Srivastava, P
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 307 - 311
  • [8] Optimization of Overdrive Signoff in High-Performance and Low-Power ICs
    Chan, Tuck-Boon
    Kahng, Andrew B.
    Li, Jiajia
    Nath, Siddhartha
    Park, Bongil
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (08) : 1552 - 1556
  • [9] Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era
    Basu, A
    Lin, SC
    Wason, V
    Mehrotra, A
    Banerjee, K
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 884 - 887
  • [10] Ultra-low-power, high-performance, dynamic-threshold digital circuits in the FlexFET independently-double-gated SOICMOS technology
    Hackler, D
    DeGregorio, K
    Parke, S
    2005 IEEE International SOI Conference, Proceedings, 2005, : 81 - 82
12345