Digital extraction of quantization error and its applications to successful design of sigma-delta modulator

被引:4
作者
Aminzadeh, Hamed [1 ]
机构
[1] Payame Noor Univ, Dept Elect Engn, Tehran 193953697, Iran
关键词
Analog-to-digital converter; Noise-shaping; Quantization error; Sigma-delta modulator; Switched-capacitor circuits; Sigma Delta Modulator;
D O I
10.1007/s10470-018-1108-6
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new technique to evaluate the quantization error of cascaded sigma-delta modulators in digital domain is presented. It avoids the complications associated with analog extraction of the quantization error in multistage noise shaping (MASH) modulators before feeding the error to the proceeding stage. Instead, the quantization error is estimated and cancelled out by adding a digital subtractor and by injecting a purely analog signal from the preceding stage to the next stage. In comparison to conventional MASH modulator structure, analog circuit requirements of the modulator are therefore relaxed, and the number of switched-capacitor digital-to-analog converters and the associated switching energy are lowered. In the absence of extra switching blocks, less flicker and thermal noise would be also injected into the circuit. Different implementations of MASH modulator are presented and analyzed based on the proposed digital quantization error extraction technique. Behavioral-level simulation results prove the mathematical equivalence of the proposed structures with successful MASH designs found in the literature, and confirm the effectiveness of the idea. For a - 1.4 dB, 19.8 kHz input and an oversampling ratio of 16, a modified 1-V 20-MS/s 2 + 2 MASH modulator achieves a signal-to-noise-and-distortion ratio (SNDR) of 78 dB, when the input of the first quantizer is fed to the second stage. The second design based on digital extraction of quantization error achieves a 71 dB SNDR for a - 8.0 dB, 19.8 kHz input, when the second stage is fed by the output of the first integrator.
引用
收藏
页码:413 / 425
页数:13
相关论文
共 18 条
[1]  
Aksenov EV, 2001, P ANN INT IEEE EMBS, V23, P3336, DOI 10.1109/IEMBS.2001.1019540
[2]  
Christen T., 2007, ISSCC DIG TECHN PAPE, P240
[3]  
de la Rosa J.M., 2013, CMOS SIGMA DELTA CON
[4]   Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey [J].
de la Rosa, Jose M. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (01) :1-21
[5]   Delay based noise cancelling sturdy MASH delta-sigma modulator [J].
Han, C. ;
Maghari, N. .
ELECTRONICS LETTERS, 2014, 50 (05) :351-352
[6]  
Han C, 2016, IEEE INT SYMP CIRC S, P1502, DOI 10.1109/ISCAS.2016.7527543
[7]  
KERTH DA, 1994, ISSCC DIG TECH PAP I, V37, P196, DOI 10.1109/ISSCC.1994.344672
[8]   A 0.8-V 230-μW 98-dB DR Inverter-Based ΣΔ Modulator for Audio Applications [J].
Luo, Hao ;
Han, Yan ;
Cheung, Ray C. C. ;
Liu, Xiaopeng ;
Cao, Tianlin .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (10) :2430-2441
[9]  
Lynn Bos, 2010, SOLID STATE CIRCUITS, V45.6, P1198
[10]   Sturdy MASH Δ-Σ modulator [J].
Maghari, N. ;
Kwon, S. ;
Temes, G. C. ;
Moon, U. .
ELECTRONICS LETTERS, 2006, 42 (22) :1269-1270