The Alpha 21364 network architecture

被引：97

作者：

Mukherjee, SS ^{[1
]}

Bannon, P ^{[1
]}

Lang, S ^{[1
]}

Spink, A ^{[1
]}

Webb, D ^{[1
]}

机构：

[1] Compaq Comp Corp, Alpha Dev Grp, Cambridge, MA USA

来源：

IEEE MICRO | 2002年 / 22卷 / 01期

关键词：

Network architecture;

D O I：

10.1109/40.988687

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The Alpha 21364 processor provides a high-performance, scalable, and reliable network architecture with a router that runs at 1.2 GHz and has a peak bandwidth of 22.4 GBytes/s. Supporting configurations of up to 128 processors, this network architecture is well suited for communication-intensive server applications.

引用

页码：26 / 35

页数：10

共 7 条

[1]

BANNON P, 1998, 11 ANN MICR FOR MICR

[2]

BANNON P, 2001, GOMAC 2001 MAR, P334

[3]

DALLY WJ, 1990, 17TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P60, DOI 10.1109/ISCA.1990.134508

[4] A NEW THEORY OF DEADLOCK-FREE ADAPTIVE ROUTING IN WORMHOLE NETWORKS [J].

DUATO, J .

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1993, 4 (12) :1320-1331

[5] Spider: A high-speed network interconnect [J].

Galles, M .

IEEE MICRO, 1997, 17 (01) :34-39

[6]

Jain A., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P240, DOI 10.1109/ISSCC.2001.912621

[7] Self-tuned congestion control for multiprocessor networks [J].

Thottethodi, M ;

Lebeck, AR ;

Mukherjee, SS .

HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, 2001, :107-118

← 1 →