Phase-locked loop with dual phase frequency detectors for high-frequency operation and fast acquisition

被引：9

作者：

Woo, YS ^{[1
]}

Jang, YM ^{[1
]}

Sung, MY ^{[1
]}

机构：

[1] Korea Univ, Dept Elect Engn, Semicond & CAD Lab, Sungbuk Ku, Seoul 136701, South Korea

来源：

MICROELECTRONICS JOURNAL | 2002年 / 33卷 / 03期

关键词：

dual phase frequency detectors; phase-locked loop; high frequency; fast acquisition; low jitter; CMOS;

D O I：

10.1016/S0026-2692(01)00155-0

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The sequential phase frequency detector (PFD) has an unlimited error detection range and the precharge PFD has one and a half times better resolution performance than the sequential PFD. Therefore, by selective operation of the appropriate PFD connected to the well-adjusted charge pump, an unlimited error detection range, a high-frequency operation. and a higher speed lock-up time can be achieved. In this paper, we propose a phase-locked loop (PLL) with dual PFDs in which advantages of both PFDs can be combined. This structure can improve the tradeoff between acquisition behavior and locked behavior. (C) 2002 Elsevier Science Ltd. All rights reserved.

引用

页码：245 / 252

页数：8

共 50 条

[41] 50-MHZ PHASE-LOCKED AND FREQUENCY-LOCKED LOOP
CORDELL, RR
FORNEY, JB
DUNN, CN
GARRETT, WG
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (06) : 1003 - 1010
[42] A PHASE-LOCKED LOOP WITH A PULSE-WIDTH FREQUENCY-PHASE DETECTOR IN THE FREQUENCY REGIME
PROKHLADIN, GN
TELECOMMUNICATIONS AND RADIO ENGINEERING, 1991, 46 (08) : 108 - 110
[43] Phase-locked loop with a pulse-width frequency-phase detector in the frequency regime
Prokhladin, G.N., 1600, (46):
[44] HIGH-FREQUENCY OPERATION OF A PHASE-LOCKED LOOP-TYPE CLOCK REGENERATOR USING A 1X2 OPTICAL SWITCH AS A PHASE COMPARATOR
TAKAYAMA, K
HABARA, K
MIYAZAWA, H
HIMENO, A
IEEE PHOTONICS TECHNOLOGY LETTERS, 1992, 4 (01) : 99 - 101
[45] A Fast-Locking Phase-Locked Loop Using a Seven-State Phase Frequency Detector
Liu, Silin
Hao, Zhikun
Ma, Heping
Yuan, Ling
Shi, Yin
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1996 - 1999
[46] A 200-MHZ CMOS PHASE-LOCKED LOOP WITH DUAL PHASE-DETECTORS
WARE, KM
LEE, HS
SODINI, CG
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (06) : 1560 - 1568
[47] PHASE-LOCKED FREQUENCY MULTIPLIER
HARVEY, IK
REVIEW OF SCIENTIFIC INSTRUMENTS, 1967, 38 (10): : 1467 - &
[48] A DIGITAL PHASE-LOCKED LOOP FOR GENERATING FREQUENCY DISCRIMINATING CODES AND FREQUENCY MULTIPLICATION
SAHA, AR
MAZUMDER, BC
PROCEEDINGS OF THE IEEE, 1981, 69 (04) : 472 - 473
[49] Frequency-to-voltage converter based dual-loop phase-locked loop with variable phase locking capability
Saifullah, Z. M.
Furth, Paul M.
Pakala, SriHarsh
Roman-Loera, Alejandro
ELECTRONICS LETTERS, 2022, 58 (25) : 943 - 945
[50] Modeling the High-Frequency Degradation of Phase/Frequency Detectors
Chen, Roger Yubtzuan
Yang, Zong-Yi
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (05) : 394 - 398

← 1 2 3 4 5 →