Data Mining for Optimizing IC Feature Designs to Enhance Overall Wafer Effectiveness

被引:27
作者
Chien, Chen-Fu [1 ]
Hsu, Chia-Yu [2 ]
机构
[1] Natl Tsing Hua Univ, Dept Ind Engn & Engn Management, Hsinchu 30013, Taiwan
[2] Yuan Ze Univ, Dept Informat Management, Chungli 32003, Taiwan
关键词
Data mining; design for manufacturing; fab economics; manufacturing informatics; manufacturing intelligence; overall wafer effectiveness; yield optimization; MANUFACTURING INTELLIGENCE; SEMICONDUCTOR INDUSTRY; EXPOSURE PATTERN; NEURAL-NETWORKS; MODEL TREES; CYCLE TIME; PROFITABILITY; IMPROVEMENT; ECONOMICS; FORECAST;
D O I
10.1109/TSM.2013.2291838
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
As global competition continues to strengthen in semiconductor industry, semiconductor companies have to continuously advance manufacturing technology and improve productivity to maintain competitive advantages. Die cost is significantly influenced by wafer productivity that is determined by yield rate and the number of gross dies per wafer. However, little research has been done on design for manufacturing and productivity enhancement through increasing the gross die number per wafer and decreasing the required shot number for exposure. This paper aims to propose a novel approach to improve overall wafer effectiveness via data mining to generate the optimal IC feature designs that can bridge the gap between integrated circuit (IC) design and wafer fabrication by providing chip designer with the optimal IC feature size in the design phase to increase gross dies and reduce the required shots. An empirical study was conducted in a leading semiconductor company for validation. The results have shown that the proposed approach can effectively enhance wafer productivity. Indeed, the developed solution has been implemented in the company to provide desired IC features to IC designers to enhance overall wafer effectiveness.
引用
收藏
页码:71 / 82
页数:12
相关论文
共 36 条
[1]  
[Anonymous], 1984, OLSHEN STONE CLASSIF, DOI 10.2307/2530946
[2]   Neural networks and M5 model trees in modelling water level-discharge relationship [J].
Bhattacharya, B ;
Solomatine, DP .
NEUROCOMPUTING, 2005, 63 :381-396
[3]   The economics of yield-driven processes [J].
Bohn, RE ;
Terwiesch, C .
JOURNAL OF OPERATIONS MANAGEMENT, 1999, 18 (01) :41-59
[4]   NOISE AND LEARNING IN SEMICONDUCTOR MANUFACTURING [J].
BOHN, RE .
MANAGEMENT SCIENCE, 1995, 41 (01) :31-42
[5]   Data mining for improving a cleaning process in the semiconductor industry [J].
Braha, D ;
Shmilovici, A .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2002, 15 (01) :91-101
[6]  
Chiang CC, 2007, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-1-4020-5188-3
[7]  
Chien C.-F., 2007, P ISSM, P283
[8]   An iterative cutting procedure for determining the optimal wafer exposure pattern [J].
Chien, CF ;
Hsu, SC ;
Chen, CP .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1999, 12 (03) :375-377
[9]   A cutting algorithm for optimizing the wafer exposure pattern [J].
Chien, CF ;
Hsu, SC ;
Deng, JF .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2001, 14 (02) :157-162
[10]   Data mining for yield enhancement in semiconductor manufacturing and an empirical study [J].
Chien, Chen-Fu ;
Wang, Wen-Chih ;
Cheng, Jen-Chieh .
EXPERT SYSTEMS WITH APPLICATIONS, 2007, 33 (01) :192-198