Multi-mode message passing switch networks applied for QC-LDPC decoder

被引:14
作者
Liu, Chih-Hao [1 ]
Lin, Chien-Ching [2 ]
Chang, Hsie-Chia [2 ]
Lee, Chen-Yi [2 ]
Hsu, Yarsun [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Elect Engn, 101,Sec 2,Kuang Fu Rd, Hsinchu 30013, Taiwan
[2] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
来源
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10 | 2008年
关键词
LDPC code; decoder architectures; quasi-cyclic; IEEE; 802.16e; WiMax; 802.11n; switch network;
D O I
10.1109/ISCAS.2008.4541527
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The multi-mode message passing switch networks for multi-standard QC-LDPC decoder are presented. An enhanced self-routing switch network with only one barrel shifter permutation structure and a shifter-based two-way duplicated switch network are proposed to support 19 and 3 different submatrices defined in IEEE 802.16e and IEEE 802.11n. These proposed switch networks can route the decoding message in parallel by different sizes without signal congestion. The enhanced self-routing switch network can switch the messages at different expansion factors with the lowest hardware complexity. Under the condition of a smaller expansion factor, the decoder throughput can be enhanced from the two-way duplicated switch network by increasing the parallelism. In the 130nm CMOS synthesis result, the proposed enhanced self-routing and the two-way duplicated switch network gate counts are 21.9k and 37.4k at 384MHz operation frequency.
引用
收藏
页码:752 / +
页数:2
相关论文
共 13 条
[1]  
[Anonymous], 2005, P80216E2005 IEEE
[2]  
Brack T., 2006, P IEEE 17 INT S PERS, P1
[3]   Near-Shannon-limit quasi-cyclic low-density parity-check codes [J].
Chen, L ;
Xu, J ;
Djurdjevic, I ;
Lin, S .
IEEE TRANSACTIONS ON COMMUNICATIONS, 2004, 52 (07) :1038-1042
[4]   Quasi-cyclic low-density parity-check codes from circulant permutation matrices [J].
Fossorier, MPC .
IEEE TRANSACTIONS ON INFORMATION THEORY, 2004, 50 (08) :1788-1793
[5]   LOW-DENSITY PARITY-CHECK CODES [J].
GALLAGER, RG .
IRE TRANSACTIONS ON INFORMATION THEORY, 1962, 8 (01) :21-&
[6]  
*IEEE, 1986, 1104088600000N IEEE
[7]   Configurable, high throughput, irregular LDPC decoder architecture: Tradeoff analysis and implementation [J].
Karkooti, Marjan ;
Radosavljevic, Predrag ;
Cavallaro, Joseph R. .
IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, :360-+
[8]  
LIU CH, IEEE J SOLI IN PRESS
[9]   A 640-Mb/s 2048-bit programmable LDPC decoder chip [J].
Mansour, MM ;
Shanbhag, NR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (03) :684-698
[10]   Multi-size circular shifting networks for decoders of structured LDPC codes [J].
Rovini, M. ;
Gentile, G. ;
Fanucci, L. .
ELECTRONICS LETTERS, 2007, 43 (17) :938-940