Analytical Computation of Mean Time to Lose Lock for Langevin Delay-Locked Loops

被引:0
|
作者
Groh, Ingmar [1 ]
Gentner, Christian [1 ]
Selva, Jesus [2 ]
机构
[1] German Aerosp Ctr DLR, Inst Commun & Nav KN, D-82234 Wessling, Germany
[2] Univ Alicante, Dept Phys Syst Engn & Signal Theory DFISTS, E-03080 Alicante, Spain
关键词
Spread-spectrum system; code synchronization; loss of lock phenomenon; Ornstein-Uhlenbeck random process; SPREAD-SPECTRUM SYSTEMS; CODE TRACKING LOOP;
D O I
10.1109/TCOMM.2012.082812.100629
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a novel method for the analytical mean time to lose lock (MTLL) computation of coherent second-order Langevin delay-locked loops (DLLs). Analytical MTLL computation is a key task for DLLs, since the computational complexity of numerical MTLL simulations is far too high in many operating ranges of the second-order Langevin DLLs. To obtain the crucial MTLL values analytically without simulations, we rewrite the Langevin stochastic differential equation (SDE) as a vector-valued Ornstein-Uhlenbeck (OU) SDE. It includes a Gaussian noise term, which yields as a solution of the vector-valued OU SDE a time-variant Gaussian distribution. Thus, the complementary error function yields the loss of lock probability and thereby the MTLL. If we replace the complementary error functions by suitable exponential approximations, we obtain a simple MTLL expression with an exponential function as dominant term. The simple exponential MTLL expression yields the optimum loop parameters corresponding to the maximum MTLL. Simulation results confirm that the optimum loop parameters corresponding to our analytical MTLL computation method and to the simplified exponential approximation coincide. Besides the crucial analytical MTLL results, the OU random processes yield additionally the likewise crucial analytical jitter results.
引用
收藏
页码:3491 / 3498
页数:8
相关论文
共 50 条
  • [31] A 3.3-mW LOW PHASE NOISE VCDL FOR FACTORIAL DELAY-LOCKED LOOPS
    Mohamed, Abdallah K.
    Ibrahim, Sameh A.
    Abo-Elsoud, Mohy Eldin A.
    PROCEEDINGS OF 2019 36TH NATIONAL RADIO SCIENCE CONFERENCE (NRSC), 2019, : 299 - 304
  • [32] A Novel Charge Pump with Low Current for Low-Power Delay-Locked Loops
    Estebsari, Motahhareh
    Gholami, Mohammad
    Ghahramanpour, Mohammad Javad
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (09) : 3514 - 3526
  • [33] A Fast-Lock Low-Power Subranging Digital Delay-Locked Loop
    Chen, Hsin-Shu
    Lin, Jyun-Cheng
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (06) : 855 - 860
  • [34] Analysis and Optimization of Waveform-Dependent UWB Timing Synchronization by Delay-Locked Loops
    Landolsi, Mohamed Adnan
    Algharabally, Mishal
    2019 6TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT 2019), 2019, : 320 - 325
  • [35] Analysis of jitter peaking and jitter accumulation in re-circulating delay-locked loops
    Torkzadeh, P
    Tajalli, A
    Atarodi, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2255 - 2258
  • [36] EFFECTS OF MULTIPATH-FADING ON DELAY-LOCKED LOOPS FOR SPREAD-SPECTRUM SYSTEMS
    SHEEN, WH
    STUBER, GL
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1994, 42 (2-4) : 1947 - 1956
  • [37] A Novel Charge Pump with Low Current for Low-Power Delay-Locked Loops
    Motahhareh Estebsari
    Mohammad Gholami
    Mohammad Javad Ghahramanpour
    Circuits, Systems, and Signal Processing, 2017, 36 : 3514 - 3526
  • [38] Steady-state analysis of delay-locked loops tracking binary Markovian sequences
    Nagata, Keisuke
    Fujisaka, Hisato
    Kamio, Takeshi
    Ahn, Chang-Jun
    Haeiwa, Kazuhisa
    IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2010, 1 (01): : 153 - 165
  • [39] Analysis of jitter peaking and jitter accumulation in re-circulating delay-locked loops
    Torkzadeh, P. (p_torkzadeh@ee.sharif.edu), Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
  • [40] Computation of the lock-in ranges of phase-locked loops with PI filter
    Aleksandrov, Konstantin D.
    Kuznetsov, Nikolay V.
    Leonov, Gennady A.
    Neittaanmaki, Pekka
    Yuldashev, Marat V.
    Yuldashev, Renat V.
    IFAC PAPERSONLINE, 2016, 49 (14): : 36 - 41