A Power-Saving Technique for the OSGI Platform

被引:0
|
作者
Chen, Kuo-Yi [1 ]
Lin, Chin-Yang [1 ]
Ma, Tien-Yan [1 ]
Hou, Ting-Wei [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Engn Sci, Tainan 701, Taiwan
来源
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | 2012年 / E95D卷 / 05期
关键词
energy-efficient; OSGi; !text type='Java']Java[!/text] virtual machine; DVFS; DYNAMIC VOLTAGE; GARBAGE COLLECTION;
D O I
10.1587/transinf.E95.D.1417
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
With more digital home appliances and network devices having OSGi as the software management platform, the power-saving capability of the OSGi platform has become a critical issue. This paper is aimed at improving the power-efficiency of the OSGi platform, i.e. reducing the energy consumption with minimum performance degradation. The key to this study is an efficient power-saving technique which exploits the runtime information already available in a Java virtual machine (JVM), the base software of the OSGi platform, to best determine the timing of performing DVFS (Dynamic Voltage and Frequency Scaling). This, technically, involves a phase detection scheme that identifies the memory phase of the OSGi-enabled device/server in a correct and almost effortless way. The overhead of the power-saving procedure is thus minimized, and the system performance is well maintained. We have implemented and evaluated the proposed power-saving approach on an OSGi server, where the Apache Felix OSGi implementation and the DaCapo benchmarks were applied. The results show that this approach can achieve real power-efficiency for the OSGi platform, in which the power consumption is significantly reduced and the performance remains highly competitive, compared with the other power-saving techniques.
引用
收藏
页码:1417 / 1426
页数:10
相关论文
共 50 条
  • [41] Software based DVFS Technique for Parallel Applications to Conserve the Power
    Chaitra, C. R.
    2017 IEEE INTERNATIONAL CONFERENCE ON POWER, CONTROL, SIGNALS AND INSTRUMENTATION ENGINEERING (ICPCSI), 2017, : 2648 - 2651
  • [42] Software based DFS Technique for parallel applications to conserve the power
    Chaitra, C. R.
    Sanjay, H. A.
    Preetham, N.
    2014 3RD INTERNATIONAL CONFERENCE ON ECO-FRIENDLY COMPUTING AND COMMUNICATION SYSTEMS (ICECCS 2014), 2014, : 91 - 94
  • [43] A Two-Stage Technique for Quick and Low Power Offloading in IoT
    Rahbari, Dadmehr
    Nickray, Mohsen
    Heydari, Gholamreza
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SMART CITIES AND INTERNET OF THINGS (SCIOT'18), 2018,
  • [44] DVFS Technique on a Zynq SoC-based System for Low Power Consumption
    Ibro, Marsida
    Marinova, Galia
    2020 INTERNATIONAL CONFERENCE ON BROADBAND COMMUNICATIONS FOR NEXT GENERATION NETWORKS AND MULTIMEDIA APPLICATIONS (COBCOM), 2020,
  • [45] Energy Consumption Evaluation for Power Saving Mechanisms in Recent IEEE 802.15.4 Low-Rate Wireless Personal Area Networks
    Sum, Chin-Sean
    Kojima, Fumihide
    Harada, Hiroshi
    2013 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2013, : 4449 - 4454
  • [46] Topology Maintenance of Ad Hoc Wireless Sensor Networks with an Optimum Distributed Power Saving Scheduling Learning Automata Based Algorithm
    Shafeie, Shekufeh
    Meybodi, Mohammad Reza
    2017 IEEE 8TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (UEMCON), 2017, : 209 - 216
  • [47] Analysis of Power Management Strategies for a Large-Scale SoC Platform in 65nm Technology
    Marongiu, Andrea
    Benini, Luca
    Bartolini, Andrea
    Acquaviva, Andrea
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 259 - +
  • [48] A 96.88% area-saving and 99.72% energy-reduction switching scheme for SAR ADC with a novel two-step quantisation technique
    Rong Zhou
    Shubin Liu
    Jian Liu
    Ruixue Ding
    Jingyu Wang
    Sheng Huang
    Zhangming Zhu
    Analog Integrated Circuits and Signal Processing, 2019, 100 : 205 - 213
  • [49] A 96.88% area-saving and 99.72% energy-reduction switching scheme for SAR ADC with a novel two-step quantisation technique
    Zhou, Rong
    Liu, Shubin
    Liu, Jian
    Ding, Ruixue
    Wang, Jingyu
    Huang, Sheng
    Zhu, Zhangming
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 100 (01) : 205 - 213
  • [50] A Novel Low-Power Matchline Evaluation Technique for Content Addressable Memory (CAM)
    Mahendra, Telajala Venkata
    Hussain, Sheikh Wasmir
    Mishra, Sandeep
    Dandapat, Anup
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2020, 36 (05) : 1035 - 1053