Synchronization analysis for hard real-time multicore systems

被引:1
|
作者
Yang, Maolin [1 ]
Lei, Hang [1 ]
Liao, Yong [1 ]
Hu, Linhui [2 ]
机构
[1] Univ Elect Sci & Technol China, Sch Informat & Software Engn, Chengdu 611731, Peoples R China
[2] Geophys Co, Sichuan Petr Adm, Chengdu 610213, Peoples R China
关键词
Real-time; Multicore processor; Embedded systems; MPCP; Response time analysis; PERFORMANCE;
D O I
10.4028/www.scientific.net/AMM.241-244.2246
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Multicore processors are increasingly used in real-time embedded systems. Better utilization of hard real-time systems requires accurate scheduling and synchronization analysis. In this paper, we characterize the major synchronization penalties arising from partitioned fixed priority scheduling for hard real-time tasks on multicore platform, including transitive remote preemption, multiple remote blocking, and multiple priority inversions. Subsequently, we propose a new response time analysis by improving the approach to bound task blocking time. The key idea of this approach is to classify the total blocking time into (i) direct blocking, including local and remote blocking, and transitive remote preemption; and (ii) multiple local interference which is incurred by multiple priority inversion. Simulation results indicate that the proposed approach produces less pessimistic results in task blocking time, and better schedulability performance.
引用
收藏
页码:2246 / +
页数:3
相关论文
共 50 条
  • [21] Parallelizing Industrial Hard Real-Time Applications for the parMERASA Multicore
    Ungerer, Theo
    Bradatsch, Christian
    Frieb, Martin
    Kluge, Florian
    Mische, Joerg
    Stegmeier, Alexander
    Jahr, Ralf
    Gerdes, Mike
    Zaykov, Pavel
    Matusova, Lucie
    Li, Zai Jian Jia
    Petrov, Zlatko
    Boeddeker, Bert
    Kehr, Sebastian
    Regler, Hans
    Hugl, Andreas
    Rochange, Christine
    Ozaktas, Haluk
    Casse, Hugues
    Bonenfant, Armelle
    Sainrat, Pascal
    Lay, Nick
    George, David
    Broster, Ian
    Quinones, Eduardo
    Panic, Milos
    Abella, Jaume
    Hernandez, Carles
    Cazorla, Francisco
    Uhrig, Sascha
    Rohde, Mathias
    Pyka, Arthur
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 15 (03)
  • [22] On the schedulability analysis for distributed hard real-time systems
    Gutierrez, JCP
    Garcia, JJG
    Harbour, MG
    NINTH EUROMICRO WORKSHOP ON REAL TIME SYSTEMS, PROCEEDINGS, 1997, : 136 - 143
  • [23] WCET analysis of probabilistic hard real-time systems
    Bernat, G
    Colin, A
    Petters, SM
    23RD IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2002, : 279 - 288
  • [24] Static Timing Analysis for Hard Real-Time Systems
    Wilhelm, Reinhard
    Altmeyer, Sebastian
    Burguiere, Claire
    Grund, Daniel
    Herter, Joerg
    Reineke, Jan
    Wachter, Bjoern
    Wilhelm, Stephan
    VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION, PROCEEDINGS, 2010, 5944 : 3 - 22
  • [25] Schedulability Analysis for Memory Bandwidth Regulated Multicore Real-Time Systems
    Yao, Gang
    Yun, Heechul
    Wu, Zheng Pei
    Pellizzoni, Rodolfo
    Caccamo, Marco
    Sha, Lui
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (02) : 601 - 614
  • [26] Synchronization-Aware Energy Management for VFI-Based Multicore Real-Time Systems
    Han, Jian-Jun
    Wu, Xiaodong
    Zhu, Dakai
    Jin, Hai
    Yang, Laurence T.
    Gaudiot, Jean-Luc
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (12) : 1682 - 1696
  • [27] Real-time calculus for scheduling hard real-time systems
    Thiele, L
    Chakraborty, S
    Naedele, M
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 101 - 104
  • [28] SYNCHRONIZATION ISSUES IN REAL-TIME SYSTEMS
    SURI, N
    HUGUE, MM
    WALTER, CJ
    PROCEEDINGS OF THE IEEE, 1994, 82 (01) : 41 - 54
  • [29] Extending a Multicore Multithread Simulator to Model Power-Aware Hard Real-Time Systems
    Luis March, Jose
    Sahuquillo, Julio
    Hassan, Houcine
    Petit, Salvador
    Duato, Jose
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT 2, PROCEEDINGS, 2010, 6082 : 444 - 453
  • [30] Timing Effects of DDR Memory Systems in Hard Real-Time Multicore Architectures: Issues and Solutions
    Paolieri, Marco
    Quinones, Eduardo
    Cazorla, Francisco J.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12