Test generation for crosstalk-induced faults: Framework and computational results

被引:10
作者
Chen, WY [1 ]
Gupta, SK
Breuer, MA
机构
[1] Sun Microsyst Inc, Palo Alto, CA 94303 USA
[2] Univ So Calif, Dept Elect Engn, Los Angeles, CA 90089 USA
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2002年 / 18卷 / 01期
关键词
time-based test generation; fault modeling; mixed-signal test; crosstalk;
D O I
10.1023/A:1013771821826
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Due to technology scaling and increasing clock frequency, problems due to noise effects lead to an increase in design/debugging efforts and a decrease in circuit performance. This paper addresses the problem of efficiently and accurately generating two-vector tests for crosstalk induced effects, such as pulses, signal speedup and slowdown, in digital combinational circuits. These noise effects can propagate through a circuit and create a logic error in a latch or at a primary output. We have developed a mixed-signal test generator, called XGEN, that incorporates classical static values as well as dynamic signals such as transitions and pulses, and timing information such as signal arrival times, rise/fall times, and gate delay. In this paper we first discuss the general framework of the test generation algorithm followed by computational results. Comparison of results with SPICE simulations confirms the accuracy of this approach.
引用
收藏
页码:17 / 28
页数:12
相关论文
共 24 条
[1]  
Abramovici M, 1990, DIGITAL SYSTEMS TEST
[2]  
[Anonymous], P IEEE INT C COMP AI
[3]  
[Anonymous], INT J ELECT
[4]  
[Anonymous], P INT TEST C
[5]   Modeling and extraction of interconnect capacitances for multilayer VLSI circuits [J].
Arora, ND ;
Raol, KV ;
Schumann, R ;
Richardson, LM .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (01) :58-67
[6]   A new framework for static timing analysis, incremental timing refinement, and timing simulation [J].
Chen, LC ;
Gupta, SK ;
Breuer, MA .
PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, :102-107
[7]  
Chen LC, 2001, DES AUT CON, P289, DOI 10.1109/DAC.2001.935522
[8]   Analytic models for crosstalk delay and pulse analysis under non-ideal inputs [J].
Chen, WJ ;
Gupta, SK ;
Breuer, MA .
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, :809-818
[9]   Test generation in VLSI circuits for crosstalk noise [J].
Chen, WY ;
Gupta, SK ;
Breuer, MA .
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :641-650
[10]  
CHEN WY, 1999, 9904 U SO CAL EL ENG