共 50 条
- [3] Characterization of sub-100 nm MOSFETs with high K gate dielectric Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (09): : 1107 - 1111
- [4] High-K gate dielectrics for sub-100 nm CMOS technology SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 303 - 308
- [5] Simulations of Sub-100 nm Strained Si MOSFETs with High-κ Gate Stacks Journal of Computational Electronics, 2004, 3 : 171 - 175
- [7] Novel polycrystalline gate engineering for high performance sub-100 nm CMOS devices 2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 128 - 129
- [10] Non-equilibrium electron dynamics phenomena in scaled sub-100 nm gate length metal semiconductor field effect transistors: Gate-fringing, velocity overshoot, and short-channel tunneling JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (9A): : 4672 - 4679