High speed and short channel transport characteristics of scaled sub-100 nm gate high election mobility transistors

被引:0
|
作者
Han, JH [1 ]
机构
[1] Kangnam Univ, Dept Elect Engn, Yongin 449702, South Korea
关键词
D O I
暂无
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Ultra-short channel AlGaAs/GaAs High electron Mobility Transistors have been fabricated with gate lengths ranging from 35 nm to 115 nm, in order to examine the characteristics of sub-100 nm HEMT scaling. Measurements of the transconductance and extraction of the effective electron velocity shaw a initial decrease in these quantities near 50 nm of gate length due to the dominance of short-channel effect. The rise in transconductance below this gate length is attributed to the onset of velocity overshoot in the channel region. We have investigated this behavior by comparison between the effective average electron velocities obtained analytically from the measured transconductance and those calculated numerically from the transient transport model. The results yield qualitative agreement with both the measurements and the interpretation given above.
引用
收藏
页码:S322 / S325
页数:4
相关论文
共 50 条
  • [1] Sub-100 nm Channel Length Graphene Transistors
    Liao, Lei
    Bai, Jingwei
    Cheng, Rui
    Lin, Yung-Chen
    Jiang, Shan
    Qu, Yongquan
    Huang, Yu
    Duan, Xiangfeng
    NANO LETTERS, 2010, 10 (10) : 3952 - 3956
  • [2] Frequency characteristics of sub-100 nm double-gate MOSFET for suppressing short channel effects
    Ko, SW
    Kim, YD
    Jung, HK
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (04) : S134 - S136
  • [3] Characterization of sub-100 nm MOSFETs with high K gate dielectric
    Zhu, Hui-Wen
    Liu, Xiao-Yan
    Shen, Chao
    Kang, Jin-Feng
    Han, Ru-Qi
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (09): : 1107 - 1111
  • [4] High-K gate dielectrics for sub-100 nm CMOS technology
    Lee, SJ
    Lee, CH
    Kim, YH
    Luan, HF
    Bai, WP
    Jeon, TS
    Kwong, DL
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 303 - 308
  • [5] Simulations of Sub-100 nm Strained Si MOSFETs with High-κ Gate Stacks
    L. Yang
    J. R. Watling
    F. Adamu-Lema
    A. Asenov
    J. R. Barker
    Journal of Computational Electronics, 2004, 3 : 171 - 175
  • [6] Simulations of Sub-100 nm Strained Si MOSFETs with High-κ Gate Stacks
    Yang, L.
    Watling, J. R.
    Adamu-Lema, F.
    Asenov, A.
    Barker, J. R.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2004, 3 (3-4) : 171 - 175
  • [7] Novel polycrystalline gate engineering for high performance sub-100 nm CMOS devices
    Uejima, K
    Yamamoto, T
    Mogami, T
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 128 - 129
  • [8] Sub-100 nm CMOS circuit performance with high-K gate dielectrics
    Mohapatra, NR
    Dutta, A
    Sridhar, G
    Desai, MP
    Rao, VR
    MICROELECTRONICS RELIABILITY, 2001, 41 (07) : 1045 - 1048
  • [9] The impact of high-κ gate dielectrics and metal gate electrodes on sub-100 nm MOSFET's
    Cheng, BH
    Cao, M
    Rao, R
    Inani, A
    Voorde, PV
    Greene, WM
    Stork, JMC
    Yu, ZP
    Zeitzoff, PM
    Woo, JCS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) : 1537 - 1544
  • [10] Non-equilibrium electron dynamics phenomena in scaled sub-100 nm gate length metal semiconductor field effect transistors: Gate-fringing, velocity overshoot, and short-channel tunneling
    Han, JH
    Ferry, DK
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (9A): : 4672 - 4679