Hardware/Software FPGA-based Network Emulator for High-speed On-board Communications

被引:2
|
作者
Saponara, Sergio [1 ]
L'Insalata, Nicola E. [2 ]
Bacchillone, Tony [1 ]
Petri, Esa [2 ]
Del Corona, Iacopo [1 ]
Fanucci, Luca [1 ]
机构
[1] Univ Pisa, Dept Informat Engn, Via Caruso 16, I-56122 Pisa, Italy
[2] Consorzia Pisa Ric, Microelect Syst Div, Pisa, Italy
关键词
on-board network; automotive electronics; aerospace electronics; SpaceWire; FPGA; fault-tolerance; high-speed digital communication;
D O I
10.1109/DSD.2008.16
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a network emulator for rapid prototyping of SpaceWire Intellectual Property cores. Space Wire is a fault-tolerant high-throughput standard widely used in space and avionic applications. Thanks to its inherent properties, Space Wire can be effectively adopted for addressing dependability and bandwidth requirements of forthcoming active safety automotive applications. The proposed platform considers both anti-fuse and SRAM FPGA devices. A four-layer software stack ensures full control of prototype features, batch testing and ease of use.
引用
收藏
页码:353 / +
页数:2
相关论文
共 50 条
  • [41] FPGA-Based Software Profiler for Hardware/Software Co-design
    Saad, El-Sayed M.
    Awadalla, Medhat H. A.
    El-Deen, Kareem Ezz
    NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, : 475 - 482
  • [42] Software profiler for fpga-based hardware/software co-design
    Department of Communication, Electronics and Computers, Faculty of Engineering, University of Helwan, Egypt
    不详
    J Eng Appl Sci, 2009, 1 (59-76):
  • [43] Hardware Implementation of a FPGA-based Universal Link for LVDS communications
    Sanchez, Luis
    Patino, Giancarlo
    Murray, Victor
    Lyke, James
    2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
  • [44] A FPGA-based Parallel Architecture for Scalable High-Speed Packet Classification
    Jiang, Weirong
    Prasanna, Viktor K.
    2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 24 - 31
  • [45] AES Encryption and Decryption Algorithm for High-Speed Design FPGA-Based
    Zhou Yong-hong
    Shao Jin-xiang
    Xiao Shun-wen
    Tang Zheng-ming
    NATIONAL CONFERENCE OF HIGHER VOCATIONAL AND TECHNICAL EDUCATION ON COMPUTER INFORMATION, 2010, : 266 - +
  • [46] FPGA-based implementation of high-speed active noise and vibration controllers
    Leva, Alberto
    Piroddi, Luigi
    CONTROL ENGINEERING PRACTICE, 2011, 19 (08) : 798 - 808
  • [47] FPGA-Based Design of High-Speed CIC Decimator for Wireless Applications
    Mehra, Rajesh
    Arora, Rashmi
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2011, 2 (05) : 59 - 62
  • [48] High-speed FPGA-based Design and Implementation of Text Search Processor
    Binh Kieu-Do-Nguyen
    Dang Tuan Kiet
    Trong-Thuc Hoang
    Inoue, Katsumi
    Usugi, Toshinori
    Odaka, Masanori
    Kameyama, Shuichi
    Cong-Kha Pham
    2022 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2022, : 109 - 112
  • [49] FPGA-Based On-Board Geometric Calibration for Linear CCD Array Sensors
    Zhou, Guoqing
    Jiang, Linjun
    Huang, Jingjin
    Zhang, Rongting
    Liu, Dequan
    Zhou, Xiang
    Baysal, Oktay
    SENSORS, 2018, 18 (06)
  • [50] FPGA-based hardware/software codesign of an expert system shell
    Netin, A
    Roman, D
    Cret, O
    Pusztai, K
    Vacariu, L
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 1067 - 1070