Application-specific customisation of multi-threaded soft processors

被引:13
|
作者
Dimond, R. [1 ]
Mencer, O. [1 ]
Luk, W. [1 ]
机构
[1] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7 2RH, England
来源
关键词
Microprocessor chips;
D O I
10.1049/ip-cdt:20050177
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A multi-threaded microprocessor with a customisable instruction set, CUStomisable Threaded ARchitecture (CUSTARD), is proposed. CUSTARD features include design space exploration and a compiler for automatic selection of custom instructions. Custom instructions, optimised for a specific application, accelerate frequently performed computations by implementing them as dedicated hardware. Field programmable gate array implementations of CUSTARD are evaluated using media and cryptography benchmarks, and commercial MicroBlaze processor is compared. As low as 28% area overhead for four interleaved threads and up to 355% speedup over a processor without custom instructions are demonstrated.
引用
收藏
页码:173 / 180
页数:8
相关论文
共 50 条
  • [31] Design challenges for new application-specific processors
    Jacome, MF
    de Veciana, G
    IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (02): : 40 - 50
  • [32] Application-specific instruction generation for SOC processors
    Yang, Shengjyi
    Lin, Chijie
    Hung, Chiuyun
    Wu, Jiying
    Wang, Yiwen
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3752 - 3755
  • [33] 64k networked multi-threaded processors and their real-time application in high energy physics
    Schneider, R
    Angelov, V
    Gutfleisch, M
    Gareus, R
    Lesser, F
    Lindenstruth, V
    Reichling, C
    Torralba, G
    6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XVII, PROCEEDINGS: INDUSTRIAL SYSTEMS AND ENGINEERING III, 2002, : 101 - 105
  • [34] Multi-Threaded Graph Partitioning
    LaSalle, Dominique
    Karypis, George
    IEEE 27TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2013), 2013, : 225 - 236
  • [35] Dynamic Power Management Through Adaptive Task Scheduling for Multi-Threaded SIMD Processors
    Petrica, Lucian
    2012 10TH INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND TELECOMMUNICATIONS, 2012, : 83 - 86
  • [36] A multi-threaded asynchronous language
    Paulino, H
    Marques, P
    Lopes, L
    Vasconcelos, V
    Silva, F
    PARALLEL COMPUTING TECHNOLOGIES, PROCEEDINGS, 2003, 2763 : 316 - 323
  • [37] A multi-threaded version of MCFM
    John M. Campbell
    R. Keith Ellis
    Walter T. Giele
    The European Physical Journal C, 2015, 75
  • [38] Energy savings in simultaneous multi-threaded processors through dynamic resizing of datapath resources
    Kucuk, Gurhan
    Mesta, Mine
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2012, 20 (01) : 125 - 139
  • [39] A multi-threaded version of MCFM
    Campbell, John M.
    Ellis, R. Keith
    Giele, Walter T.
    EUROPEAN PHYSICAL JOURNAL C, 2015, 75 (06):
  • [40] Multi-threaded Active Objects
    Henrio, Ludovic
    Huet, Fabrice
    Istvan, Zsolt
    COORDINATION MODELS AND LANGUAGES, COORDINATION 2013, 2013, 7890 : 90 - 104