Application-specific customisation of multi-threaded soft processors

被引:13
|
作者
Dimond, R. [1 ]
Mencer, O. [1 ]
Luk, W. [1 ]
机构
[1] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7 2RH, England
来源
关键词
Microprocessor chips;
D O I
10.1049/ip-cdt:20050177
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A multi-threaded microprocessor with a customisable instruction set, CUStomisable Threaded ARchitecture (CUSTARD), is proposed. CUSTARD features include design space exploration and a compiler for automatic selection of custom instructions. Custom instructions, optimised for a specific application, accelerate frequently performed computations by implementing them as dedicated hardware. Field programmable gate array implementations of CUSTARD are evaluated using media and cryptography benchmarks, and commercial MicroBlaze processor is compared. As low as 28% area overhead for four interleaved threads and up to 355% speedup over a processor without custom instructions are demonstrated.
引用
收藏
页码:173 / 180
页数:8
相关论文
共 50 条
  • [21] Application-Specific Customisation of Market Data Feed Arbitration
    Denholm, Stewart
    Inouet, Hiroaki
    Takenaka, Takashi
    Luk, Wayne
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 322 - 325
  • [22] Signature Oriented Model Pruning to Facilitate Multi-Threaded Processors Debugging
    Refan, Fatemeh
    Alizadeh, Bijan
    Navabi, Zainalabedin
    2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS), 2015,
  • [23] An effective cache scheduling scheme for improving the performance in multi-threaded processors
    Lo, Shi-Wu
    Lam, Kam-Yiu
    Huang, Wen-Yan
    Qiu, Sheng-Feng
    JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (4-5) : 271 - 278
  • [24] Multi-threaded reachability
    Sahoo, D
    Jain, J
    Iyer, SK
    Dill, DL
    Emerson, EA
    42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 467 - 470
  • [25] Multi-Threaded Actors
    Azadbakht, Keyvan
    de Boer, Frank S.
    Serbanescu, Vlad
    ELECTRONIC PROCEEDINGS IN THEORETICAL COMPUTER SCIENCE, 2016, (223): : 51 - 66
  • [26] On multi-threaded paging
    Feuerstein, E
    de Loma, AS
    ALGORITHMS AND COMPUTATION, 1996, 1178 : 417 - 426
  • [27] Thread-specific heaps for multi-threaded programs
    Steensgaard, B
    ACM SIGPLAN NOTICES, 2001, 36 (01) : 18 - 24
  • [28] A scalable synthesis methodology for application-specific processors
    Sun, Fei
    Ravi, Srivaths
    Raghunathan, Anand
    Jha, Niraj K.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (11) : 1175 - 1188
  • [29] Introduction to the Special Issue on Application-Specific Processors
    Brisk, Philip
    Mitra, Tulika
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13 (02)
  • [30] Retargetable code generation for application-specific processors
    Doroshenko, A
    Ragozin, D
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2005, 21 (05): : 679 - 685