Application-specific customisation of multi-threaded soft processors

被引:13
|
作者
Dimond, R. [1 ]
Mencer, O. [1 ]
Luk, W. [1 ]
机构
[1] Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7 2RH, England
来源
关键词
Microprocessor chips;
D O I
10.1049/ip-cdt:20050177
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A multi-threaded microprocessor with a customisable instruction set, CUStomisable Threaded ARchitecture (CUSTARD), is proposed. CUSTARD features include design space exploration and a compiler for automatic selection of custom instructions. Custom instructions, optimised for a specific application, accelerate frequently performed computations by implementing them as dedicated hardware. Field programmable gate array implementations of CUSTARD are evaluated using media and cryptography benchmarks, and commercial MicroBlaze processor is compared. As low as 28% area overhead for four interleaved threads and up to 355% speedup over a processor without custom instructions are demonstrated.
引用
收藏
页码:173 / 180
页数:8
相关论文
共 50 条
  • [1] Microarchitectural enhancements for configurable multi-threaded soft processors
    Moussali, Roger
    Ghanem, Nabil
    Saghir, Mazen A. R.
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 782 - 785
  • [2] Fairness Metrics for Multi-Threaded Processors
    Vandierendonck, Hans
    Seznec, Andre
    IEEE COMPUTER ARCHITECTURE LETTERS, 2011, 10 (01) : 4 - 7
  • [3] Branch prediction in multi-threaded processors
    Gummaraju, J
    Franklin, M
    2000 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2000, : 179 - 188
  • [4] Accurate Traffic Classification with Multi-threaded Processors
    Liu, Yizhen
    Xu, Daxiong
    Sun, Lingge
    Liu, Dong
    2008 IEEE INTERNATIONAL SYMPOSIUM ON KNOWLEDGE ACQUISITION AND MODELING WORKSHOP PROCEEDINGS, VOLS 1 AND 2, 2008, : 478 - +
  • [5] Cache Prefetching and Speculation on Multi-Threaded Processors
    Ono, Tarik
    Greenstreet, Mark R.
    2013 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2013, : 206 - 211
  • [6] Application-Specific Signatures for Transactional Memory in Soft Processors
    Labrecque, Martin
    Jeffrey, Mark
    Steffan, J. Gregory
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 42 - 54
  • [7] Application-Specific Signatures for Transactional Memory in Soft Processors
    Labrecque, Martin
    Jeffrey, Mark C.
    Steffan, J. Gregory
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2011, 4 (03)
  • [8] Application-specific processors
    Veidenbaum, A
    IEEE MICRO, 2004, 24 (03) : 8 - 9
  • [9] Partitioning multi-threaded processors with a large number of threads
    El-Moursy, A
    Garg, R
    Albonesi, DH
    Dwarkadas, S
    ISPASS 2005: IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, 2005, : 112 - 123
  • [10] Securing Multi-core Multi-threaded Packet Processors
    Chasaki, Danai
    PROCEEDINGS OF THE EIGHTH ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS'12), 2012, : 149 - 150