Passive mixer with OPA filter for DVB-H front-end in 65 nm digital CMOS technology

被引：2
|
作者：
Schweiger, Kurt [1 ]
Zimmermann, Horst [1 ]
机构：
[1] Vienna Univ Technol, Inst Electrodynam Microwave & Circuit Engn, A-1040 Vienna, Austria
来源：
MICROELECTRONICS JOURNAL | 2012年 / 43卷 / 12期
关键词：
Analog circuit design; Nanometer CMOS; Mixer; DVB-H; Clock regeneration;
D O I：
10.1016/j.mejo.2012.10.003
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a passive mixer combined with a 1st-order active low-pass filter implemented in a purely digital low-power 65 nm CMOS technology. The filter consists of a four-stage operational amplifier with two feed-forward paths for a 3 dB corner frequency of 4 MHz. The mixer offers a very low flicker noise corner frequency of 80 Hz for DVB-H application. A fabricated test chip with integrated clock regeneration circuit offers even for a very small clock input signal amplitude a maximum gain of 26 dB. The combination offers an IIP3 of -5 dBm while the mixer consumes 12.27 mA and the filter 4.42 mA from a 1.25 V supply. (C) 2012 Elsevier Ltd. All rights reserved.
引用
收藏
页码：975 / 979
页数：5
相关论文
共 50 条
  • [41] 65 nm SOI CMOS 60 GHz Passive Mixer for Six-Port Technology
    Haddadi, Kamel
    Loyez, Christophe
    2016 IEEE TOPICAL CONFERENCE ON WIRELESS SENSORS AND SENSOR NETWORKS (WISNET), 2016, : 52 - 55
  • [42] A Fully Integrated 150-GHz Transceiver Front-End in 65-nm CMOS
    Meng, Xiangyu
    Chi, Baoyong
    Liu, Yibo
    Ma, Taikun
    Wang, Zhihua
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (04) : 602 - 606
  • [43] A Practical Design of X-Band Receiver Front-End in 65-nm CMOS
    Lu Zhijian
    Guan Rui
    Li Xiaoyong
    Zhou Jianjun
    CHINESE JOURNAL OF ELECTRONICS, 2016, 25 (03) : 413 - 417
  • [44] A 25 Gbps Inductorless Receiver Front-End in 65-nm CMOS for Serial Links
    Chujo, Norio
    Kamimura, Takehito
    Ono, Goichi
    Yuki, Fumio
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 189 - 192
  • [45] WASA: a low power front-end ASIC for time projection chambers in 65 nm CMOS
    Liu, W.
    Zhao, X.
    Deng, Z.
    Li, F.
    Gu, X.
    Li, Y.
    Qi, H.
    JOURNAL OF INSTRUMENTATION, 2020, 15 (05)
  • [46] A VGA Linearity Improvement Technique for ECG Analog Front-End in 65nm CMOS
    Nagulapalli, Rajasekhar
    Hayatleh, Khaled
    Barker, Steve
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (07)
  • [47] Front-end electronics in a 65 nm CMOS process for high density readout of pixel sensors
    Gaioni, Luigi
    Manghisoni, Massimo
    Ratti, Lodovico
    Re, Valerio
    Traversi, Gianluca
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2011, 650 (01): : 163 - 168
  • [48] A 25-Gb/s Optical Receiver Front-end in 65-nm CMOS
    Chang, Xu
    Zhang, Changchun
    Yuan, Feng
    Zhang, Yi
    Zhang, Ying
    2019 PHOTONICS & ELECTROMAGNETICS RESEARCH SYMPOSIUM - FALL (PIERS - FALL), 2019, : 1650 - 1656
  • [49] A Practical Design of X-Band Receiver Front-End in 65-nm CMOS
    LU Zhijian
    GUAN Rui
    LI Xiaoyong
    ZHOU Jianjun
    ChineseJournalofElectronics, 2016, 25 (03) : 413 - 417
  • [50] High Performance Circuit Techniques for Nueral Front-End design in 65nm CMOS
    Nagulapalli, R.
    Hayatleh, K.
    Barker, S.
    Zourob, S.
    Yassine, N.
    Reddy, B. Naresh Kumar
    2018 9TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2018,
12345