共 50 条
- [41] High-Throughput and Low-Power Integrated Direct/Inverse HEVC Quantization Hardware Design 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
- [42] An Efficient Algorithm and Architecture for the VLSI Implementation of Integer DCT That Allows an Efficient Incorporation of the Hardware Security with a Low Overhead APPLIED SCIENCES-BASEL, 2023, 13 (12):
- [44] An Open-Source Hardware Approach for High Performance Low-Cost QoS Monitoring of VoIP Traffic MATHEMATICAL AND ENGINEERING METHODS IN COMPUTER SCIENCE, MEMICS 2014, 2014, 8934 : 1 - 15
- [45] Design of high order and wide coefficient wordlength multiplierless FIR filters with low hardware cost using genetic algorithm 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 45 - 48
- [46] A new hardware approach to realize low-cost electronic noses 2005 IEEE SENSORS, VOLS 1 AND 2, 2005, : 239 - 242
- [47] NEW LOW COST, HIGH PERFORMANCE REINFORCING FIBER BEING DEVELOPED. Glass Industry, 1988, 69 (11):
- [48] Low cost, high performance, high volume heatsinks TWENTY SECOND IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, IEMT-EUROPE 1998: ELECTRONICS MANUFACTURING AND DEVELOPMENT FOR AUTOMOTIVES, 1998, : 113 - 118
- [49] New hardware-efficient algorithm and architecture for the computation of 2-D DCT on a linear systolic array ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI, 1999, : 3517 - 3520
- [50] New hardware-efficient algorithm and architecture for the computation of 2-D DCT on a linear systolic array ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings, 1999, 6 : 3517 - 3520