A New Algorithm to Derive High Performance and Low Hardware Cost DCT for HEVC

被引:1
|
作者
Jiang, Yuheng [1 ]
Chen, Jiajia [1 ]
机构
[1] Nanjing Univ Aeronaut & Astronaut, Coll Elect & Informat Engn, Nanjing 211106, Peoples R China
关键词
Discrete cosine transform (DCT); high-efficiency video coding (HEVC); APPROXIMATE DCT; FIR FILTERS; TRANSFORM; DESIGN; ARCHITECTURES; IMAGE;
D O I
10.1109/TCAD.2022.3166670
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Owing to its good compression ability, discrete cosine transform (DCT) is widely used in signal processing, including high-efficiency video coding (HEVC). For efficient implementation, approximate DCTs and integer DCTs were proposed, but the challenge in the tradeoff between coding performance and implementation cost always exists. To solve this problem, this article proposes a new algorithm to derive Int-DCT with good coding performance and low hardware cost. To address the multiobjective optimization problem, we extract information from the initially shortlisted transform matrices to derive the weighting factors for the different matrices properties. Those properties having a higher impact to the performance are assigned with higher weights and vice versa. Subsequently, an efficient search algorithm is proposed to shortlist those candidates which can lead to better coding performance evaluated by the proposed measure. Last but not the least, a splitting method is proposed to search the efficient extended double-base number system (EDBNS) representation of the coefficients for hardware implementation and select the solution which encounters the lowest cost. The experimental results in ASIC demonstrate that the implementation area and power cost of designs by the new algorithm are reduced by at least 11.1% and 17.5% for 32-point transform, respectively, over other competing algorithms. Meanwhile, the transforms generated by the proposed algorithm causes negligible impact to coding performance compared to the original transforms in HEVC.
引用
收藏
页码:5367 / 5379
页数:13
相关论文
共 50 条
  • [41] High-Throughput and Low-Power Integrated Direct/Inverse HEVC Quantization Hardware Design
    Braatz, Luciano
    Zatt, Bruno
    Palomino, Daniel
    Agostini, Luciano
    Porto, Marcelo
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [42] An Efficient Algorithm and Architecture for the VLSI Implementation of Integer DCT That Allows an Efficient Incorporation of the Hardware Security with a Low Overhead
    Chiper, Doru Florin
    Cracan, Arcadie
    APPLIED SCIENCES-BASEL, 2023, 13 (12):
  • [43] NEDA: A low-power high-performance DCT architecture
    Shams, AM
    Chidanandan, A
    Pan, W
    Bayoumi, MA
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2006, 54 (03) : 955 - 964
  • [44] An Open-Source Hardware Approach for High Performance Low-Cost QoS Monitoring of VoIP Traffic
    Antichi, Gianni
    Donatini, Lisa
    Garroppo, Rosario G.
    Giordano, Stefano
    Moore, Andrew W.
    MATHEMATICAL AND ENGINEERING METHODS IN COMPUTER SCIENCE, MEMICS 2014, 2014, 8934 : 1 - 15
  • [45] Design of high order and wide coefficient wordlength multiplierless FIR filters with low hardware cost using genetic algorithm
    Ye, Wen Bin
    Yu, Ya Jun
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 45 - 48
  • [46] A new hardware approach to realize low-cost electronic noses
    Depari, A
    Flammini, A
    Marioli, D
    Rosa, S
    Taroni, A
    Falasconi, M
    Sberveglieri, G
    2005 IEEE SENSORS, VOLS 1 AND 2, 2005, : 239 - 242
  • [47] NEW LOW COST, HIGH PERFORMANCE REINFORCING FIBER BEING DEVELOPED.
    Dunn, Stanley A.
    Glass Industry, 1988, 69 (11):
  • [48] Low cost, high performance, high volume heatsinks
    Keller, K
    TWENTY SECOND IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, IEMT-EUROPE 1998: ELECTRONICS MANUFACTURING AND DEVELOPMENT FOR AUTOMOTIVES, 1998, : 113 - 118
  • [49] New hardware-efficient algorithm and architecture for the computation of 2-D DCT on a linear systolic array
    Hsiao, SF
    Shiue, WR
    ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI, 1999, : 3517 - 3520
  • [50] New hardware-efficient algorithm and architecture for the computation of 2-D DCT on a linear systolic array
    Hsiao, Shen-Fu
    Shiue, Wei-Ren
    ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings, 1999, 6 : 3517 - 3520