A New Algorithm to Derive High Performance and Low Hardware Cost DCT for HEVC

被引:1
|
作者
Jiang, Yuheng [1 ]
Chen, Jiajia [1 ]
机构
[1] Nanjing Univ Aeronaut & Astronaut, Coll Elect & Informat Engn, Nanjing 211106, Peoples R China
关键词
Discrete cosine transform (DCT); high-efficiency video coding (HEVC); APPROXIMATE DCT; FIR FILTERS; TRANSFORM; DESIGN; ARCHITECTURES; IMAGE;
D O I
10.1109/TCAD.2022.3166670
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Owing to its good compression ability, discrete cosine transform (DCT) is widely used in signal processing, including high-efficiency video coding (HEVC). For efficient implementation, approximate DCTs and integer DCTs were proposed, but the challenge in the tradeoff between coding performance and implementation cost always exists. To solve this problem, this article proposes a new algorithm to derive Int-DCT with good coding performance and low hardware cost. To address the multiobjective optimization problem, we extract information from the initially shortlisted transform matrices to derive the weighting factors for the different matrices properties. Those properties having a higher impact to the performance are assigned with higher weights and vice versa. Subsequently, an efficient search algorithm is proposed to shortlist those candidates which can lead to better coding performance evaluated by the proposed measure. Last but not the least, a splitting method is proposed to search the efficient extended double-base number system (EDBNS) representation of the coefficients for hardware implementation and select the solution which encounters the lowest cost. The experimental results in ASIC demonstrate that the implementation area and power cost of designs by the new algorithm are reduced by at least 11.1% and 17.5% for 32-point transform, respectively, over other competing algorithms. Meanwhile, the transforms generated by the proposed algorithm causes negligible impact to coding performance compared to the original transforms in HEVC.
引用
收藏
页码:5367 / 5379
页数:13
相关论文
共 50 条
  • [31] High Performance, Low Complexity Video Coding and the Emerging HEVC Standard
    Ugur, Kemal
    Andersson, Kenneth
    Fuldseth, Arild
    Bjontegaard, Gisle
    Endresen, Lars Petter
    Lainema, Jani
    Hallapuro, Antti
    Ridge, Justin
    Rusanovskyy, Dmytro
    Zhang, Cixun
    Norkin, Andrey
    Priddle, Clinton
    Rusert, Thomas
    Samuelsson, Jonatan
    Sjoberg, Rickard
    Wu, Zhuangfei
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2010, 20 (12) : 1688 - 1697
  • [32] A New Design of Low Hardware Cost and Low Power Programmable FIR Filters
    Fu, Zongpei
    Ye, Wenbin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (04) : 2314 - 2318
  • [33] A hardware-friendly motion estimation algorithm for the HEVC standard in the context of low-delay video coding
    Siddique, Ali
    Bhatti, Abdul Rauf
    Butt, Arslan Dawood
    Awan, Ahmed Bilal
    Ashique, Ratil H.
    Younus, Muhammad Usman
    MULTIMEDIA TOOLS AND APPLICATIONS, 2023, 82 (11) : 16519 - 16532
  • [34] A hardware-friendly motion estimation algorithm for the HEVC standard in the context of low-delay video coding
    Ali Siddique
    Abdul Rauf Bhatti
    Arslan Dawood Butt
    Ahmed Bilal Awan
    Ratil H. Ashique
    Muhammad Usman Younus
    Multimedia Tools and Applications, 2023, 82 : 16519 - 16532
  • [35] Hardware Implementation of Low Power, High Speed DCT/IDCT Based Digital Image Watermarking
    Megalingam, Rajesh Kannan
    Krishnan, Venkat B.
    Sarma, Vineeth V.
    Mithun, M.
    Srikumar, Rahul
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT, VOL 1, 2009, : 535 - 539
  • [36] A Low-Cost, High-Performance Implementation of RSA Algorithm Using GPGPU
    Srivatsa, P. S. Sasaank
    Rao, P. V. R. R. Bhogendra
    EMERGING TECHNOLOGIES IN DATA MINING AND INFORMATION SECURITY, IEMIS 2018, VOL 1, 2019, 755 : 725 - 735
  • [37] Low Cost and High Throughput FME Interpolation for the HEVC Emerging Video Coding Standard
    Afonso, Vladimir
    Maich, Henrique
    Agostini, Luciano
    Franco, Denis
    2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
  • [38] A High-Performance Hardware Architecture for Spectral Hash Algorithm
    Cheung, Ray C. C.
    Koc, Cetin Kaya
    Villasenor, John D.
    2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 215 - +
  • [39] A High Performance Hardware Implementation Image Encryption With AES Algorithm
    Farmani, Ali
    Jafari, Mohamad
    Miremadi, Seyed Sohrab
    THIRD INTERNATIONAL CONFERENCE ON DIGITAL IMAGE PROCESSING (ICDIP 2011), 2011, 8009
  • [40] Implementation of High Performance Hardware Architecture of OpenSURF Algorithm on FPGA
    Fan, Xitian
    Wu, Chenlu
    Cao, Wei
    Zhou, Xuegong
    Wang, Shengye
    Wang, Lingli
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 152 - 159