共 50 条
- [34] A hardware-friendly motion estimation algorithm for the HEVC standard in the context of low-delay video coding Multimedia Tools and Applications, 2023, 82 : 16519 - 16532
- [35] Hardware Implementation of Low Power, High Speed DCT/IDCT Based Digital Image Watermarking PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT, VOL 1, 2009, : 535 - 539
- [36] A Low-Cost, High-Performance Implementation of RSA Algorithm Using GPGPU EMERGING TECHNOLOGIES IN DATA MINING AND INFORMATION SECURITY, IEMIS 2018, VOL 1, 2019, 755 : 725 - 735
- [37] Low Cost and High Throughput FME Interpolation for the HEVC Emerging Video Coding Standard 2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
- [38] A High-Performance Hardware Architecture for Spectral Hash Algorithm 2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 215 - +
- [39] A High Performance Hardware Implementation Image Encryption With AES Algorithm THIRD INTERNATIONAL CONFERENCE ON DIGITAL IMAGE PROCESSING (ICDIP 2011), 2011, 8009
- [40] Implementation of High Performance Hardware Architecture of OpenSURF Algorithm on FPGA PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 152 - 159