A New Algorithm to Derive High Performance and Low Hardware Cost DCT for HEVC

被引:1
|
作者
Jiang, Yuheng [1 ]
Chen, Jiajia [1 ]
机构
[1] Nanjing Univ Aeronaut & Astronaut, Coll Elect & Informat Engn, Nanjing 211106, Peoples R China
关键词
Discrete cosine transform (DCT); high-efficiency video coding (HEVC); APPROXIMATE DCT; FIR FILTERS; TRANSFORM; DESIGN; ARCHITECTURES; IMAGE;
D O I
10.1109/TCAD.2022.3166670
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Owing to its good compression ability, discrete cosine transform (DCT) is widely used in signal processing, including high-efficiency video coding (HEVC). For efficient implementation, approximate DCTs and integer DCTs were proposed, but the challenge in the tradeoff between coding performance and implementation cost always exists. To solve this problem, this article proposes a new algorithm to derive Int-DCT with good coding performance and low hardware cost. To address the multiobjective optimization problem, we extract information from the initially shortlisted transform matrices to derive the weighting factors for the different matrices properties. Those properties having a higher impact to the performance are assigned with higher weights and vice versa. Subsequently, an efficient search algorithm is proposed to shortlist those candidates which can lead to better coding performance evaluated by the proposed measure. Last but not the least, a splitting method is proposed to search the efficient extended double-base number system (EDBNS) representation of the coefficients for hardware implementation and select the solution which encounters the lowest cost. The experimental results in ASIC demonstrate that the implementation area and power cost of designs by the new algorithm are reduced by at least 11.1% and 17.5% for 32-point transform, respectively, over other competing algorithms. Meanwhile, the transforms generated by the proposed algorithm causes negligible impact to coding performance compared to the original transforms in HEVC.
引用
收藏
页码:5367 / 5379
页数:13
相关论文
共 50 条
  • [1] A NEW HARDWARE FRIENDLY 2D-DCT HEVC COMPLIANT ALGORITHM AND ITS HIGH THROUGHPUT AND LOW POWER HARDWARE DESIGN
    Braatz, Luciano Almeida
    Schneider Beck, Antonio Carlos
    Zatt, Bruno
    Agostini, Luciano Volcan
    Palomino, Daniel Munari
    Porto, Marcelo Schiavon
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 654 - 657
  • [2] A Low Energy HEVC Inverse DCT Hardware
    Kalali, Ercan
    Ozcan, Erdem
    Yalcinkaya, Ozgun Mert
    Hamzaoglu, Ilker
    2013 IEEE THIRD INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - BERLIN (ICCE-BERLIN), 2013,
  • [3] A New Algorithm to Derive Hardware Efficient Integer Discrete Cosine Transform for HEVC
    Qin, Boyu
    Chen, Jiajia
    2020 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2020, : 6 - 10
  • [4] High Performance Integer DCT Architectures for HEVC
    Basiri, Mohamed Asan M.
    Mahammad, Noor S. K.
    2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 121 - 126
  • [5] High-Performance Algorithm Adaptations and Hardware Architecture for HEVC Intra Encoders
    Zhang, Yuanzhi
    Lu, Chao
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2019, 29 (07) : 2138 - 2145
  • [6] High-Performance Multiplierless DCT architecture for HEVC
    Darji, A. D.
    Makwana, Raviraj P.
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [7] Low-Cost and High-Throughput Hardware Accelerator for Deblocking Filter in HEVC
    Saravanan, P.
    Megalingam, R.
    Sanjana, S.
    Priyadharshini, T. Sharon
    Prashanth, S.
    Kanna, P. Vignesh
    IETE JOURNAL OF RESEARCH, 2025, 71 (03) : 909 - 918
  • [8] Simplified HEVC FME Interpolation Unit Targeting a Low Cost and High Throughput Hardware Design
    Afonso, Vladimir
    Maich, Henrique
    Agostini, Luciano
    Franco, Denis
    2013 DATA COMPRESSION CONFERENCE (DCC), 2013, : 473 - 473
  • [9] HIGH-THROUGHPUT AND LOW-COST HARDWARE-ORIENTED INTEGER TRANSFORMS FOR HEVC
    Trang Thi Thu Do
    Yih Han Tan
    Yeo, Chuohao
    2014 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2014, : 2105 - 2109
  • [10] High-Level Synthesis Hardware Implementation and Verification of HEVC DCT on SoC-FPGA
    Mohamed, Belal
    Elsayed, Amr
    Amin, Omar
    Khafagy, Eslam
    Abdelrasoul, Maher
    Shalaby, Ahmed
    Sayed, Mohammed S.
    2017 13TH INTERNATIONAL COMPUTER ENGINEERING CONFERENCE (ICENCO), 2017, : 361 - 365