A simple compact model for long-channel junctionless Double Gate MOSFETs

被引:35
作者
Lime, Francois [1 ]
Santana, Ernesto [1 ]
Iniguez, Benjamin [1 ]
机构
[1] Univ Rovira & Virgili, ETSE DEEEA, Tarragona 43007, Spain
关键词
Compact model; DG MOSFET; Drain current; Junctionless; Long channel; TRANSISTORS;
D O I
10.1016/j.sse.2012.10.017
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a simple explicit compact model for the drain current of long channel symmetrical junctionless Double Gate MOSFETs. Our approach leads to very simple equations compared to other models, while retaining high accuracy and physical consistency. Explicit and analytical solutions are also given. Compared to TCAD simulations, the model gives excellent results in accumulation regime. Although the accuracy decreases in depletion regime for very high doping and semiconductor thicknesses, it still remains very good and it is shown that this issue can be neglected because if can only be seen on devices with both high doping and semiconductor thicknesses, that are unlikely to be used as a real device, because of their negative threshold voltage. Finally, it is shown that the model reproduces the two observed different conduction modes, related to accumulation and depletion regimes and that the effective gate capacitance and threshold voltage are different in those regimes, which explains the change of slope observed in the I-d(V-g) characteristics. (C) 2012 Elsevier Ltd. All rights reserved.
引用
收藏
页码:28 / 32
页数:5
相关论文
共 50 条
  • [41] Explicit compact model for symmetric double-gate MOSFETs including solutions for small-geometry effects
    Diagne, Birahim
    Pregaldiny, Fabien
    Lallement, Christophe
    Sallese, Jean-Michel
    Krummenacher, Francois
    SOLID-STATE ELECTRONICS, 2008, 52 (01) : 99 - 106
  • [42] DC and Thermal Noise Modeling of 20 nm Double-Gate Junctionless MOSFETs
    Jeong, Eui-Young
    Jeong, Yoon-Ha
    Chen, Chih-Hung
    Deen, M. Jamal
    2013 22ND INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2013,
  • [43] Transport characteristics of Double Gate N-Channel Junctionless Transistor
    Paul, Tanmoy Kumar
    Khosru, Quazi D. M.
    2016 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2016, : 389 - 392
  • [44] Compact models for the I-V characteristics of double gate and surround gate MOSFETs
    Morris, H.
    Cumberbatch, E.
    Abebe, H.
    Tyree, V.
    SIXTEENTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, PROCEEDINGS, 2006, : 119 - +
  • [45] A unified analytical continuous current model applicable to accumulation mode (junctionless) and inversion mode MOSFETs with symmetric and asymmetric double-gate structures
    Jin, Xiaoshi
    Liu, Xi
    Wu, Meile
    Chuai, Rongyan
    Lee, Jung-Hee
    Lee, Jong-Ho
    SOLID-STATE ELECTRONICS, 2013, 79 : 206 - 209
  • [46] Empirical Model for Nonuniformly Doped Symmetric Double-Gate Junctionless Transistor
    Kumari, Vandana
    Kumar, Ayush
    Saxena, Manoj
    Gupta, Mridula
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (01) : 314 - 321
  • [47] Analytical Short-Channel Behavior Models of Junctionless Cylindrical Surrounding-Gate MOSFETs
    Jiang, Chunsheng
    Liang, Renrong
    Wang, Jing
    Xu, Jun
    2014 INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2014,
  • [48] Compact modeling of quantum effects in symmetric double-gate MOSFETs
    Wang, Wei
    Lu, Huaxin
    Song, Jooyoung
    Lo, Shih-Hsien
    Taur, Yuan
    MICROELECTRONICS JOURNAL, 2010, 41 (10) : 688 - 692
  • [49] A surface-potential based drain current model for short-channel symmetric double-gate junctionless transistor
    Baruah, Ratul Kumar
    Paily, Roy P.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (01) : 45 - 52
  • [50] Double Gate Junctionless MOSFET Simulation and Comparison with Analytical Model
    Zhang, Guang-Ming
    Su, Yi-Kai
    Hsin, Hsin-Yi
    Tsai, Yao-Tsung
    2013 IEEE REGIONAL SYMPOSIUM ON MICRO AND NANOELECTRONICS (RSM 2013), 2013, : 410 - 413