An LDPC Decoder With Time-Domain Analog and Digital Mixed-Signal Processing

被引：45

作者：

Miyashita, Daisuke ^{[1
]}

Yamaki, Ryo ^{[2
]}

Hashiyoshi, Kazunori ^{[3
]}

Kobayashi, Hiroyuki ^{[1
]}

Kousai, Shouhei ^{[1
]}

Oowaki, Yukihito ^{[1
]}

Unekawa, Yasuo ^{[1
]}

机构：

[1] Toshiba Co Ltd, Kawasaki, Kanagawa 2128520, Japan

[2] Toshiba Co Ltd, Yokohama, Kanagawa 2478585, Japan

[3] Toshiba Microelect Corp, Kawasaki, Kanagawa 2128520, Japan

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2014年 / 49卷 / 01期

关键词：

Analog computation; low-density parity-check (LDPC) code; LDPC decoder; multiple-valued logic (MVL); time-to-digital converter (TDC); low power; SUM ITERATIVE DECODER;

D O I：

10.1109/JSSC.2013.2284363

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Time-domain analog and digital mixed-signal processing (TD-AMS) is presented. Analog computation is more energy- and area-efficient at the cost of its limited accuracy, whereas digital computation is more versatile and derives greater benefits from technology scaling. Besides, design automation tools for digital circuits are much more sophisticated than those for analog circuits. TD-AMS exploits both advantages, and is a solution better suited to implementing a system on chip including functions for which high computational accuracy is not required, such as error correction, image processing, and machine learning. As an example, a low-density parity-check (LDPC) code decoder with the technique is implemented in 65 nm CMOS and achieves the best reported efficiencies of 10.4 pJ/bit and 6.1 Gbps/mm(2).

引用

页码：73 / 83

页数：11

共 50 条

[41] Analog- and Mixed-Signal Fabrics
Kemerling, James C.
Greenwell, Robert
Bharath, Bhaskar
PROCEEDINGS OF THE IEEE, 2015, 103 (07) : 1087 - 1101
[42] DEMYSTIFYING ANALOG AND MIXED-SIGNAL ASICs
Frostholm, Bob
ELECTRONICS WORLD, 2012, 118 (1912): : 30 - +
[43] Analog and mixed-signal extensions to VHDL
Swiss Federal Inst of Technology of, Lausanne, Lausanne, Switzerland
Analog Integr Circuits Signal Process, 2 (185-200):
[44] A mixed-signal oscillatory neural network for scalable analog computations in phase domain
Delacour, Corentin
Carapezzi, Stefania
Boschetto, Gabriele
Abernot, Madeleine
Gil, Thierry
Azemard, Nadine
Todri-Sanial, Aida
NEUROMORPHIC COMPUTING AND ENGINEERING, 2023, 3 (03):
[45] EDA TOOLS PULL ANALOG AND MIXED-SIGNAL DESIGNERS INTO DIGITAL DESIGN FLOW
不详
COMPUTER DESIGN, 1994, 33 (02): : 77 - &
[46] High performance CMOS transconductor for mixed-signal analog-digital applications
Assi, A
Sawan, M
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 19 (03) : 303 - 317
[47] When analog and digital must meet: Easing the integration of mixed-signal IP
Eyal, M
ELECTRONIC DESIGN, 2000, 48 (13) : 92 - +
[48] Productivity tools for analog/mixed-signal designs: Ready for prime time?
Electronic Design, 2002, 50 (12)
[49] Algorithmic partial analog-to-digital conversion in mixed-signal array processors
Genov, R
Cawenberghs, G
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 769 - 772
[50] High Performance CMOS Transconductor for Mixed-Signal Analog-Digital Applications
Ali Assi
Mohamad Sawan
Analog Integrated Circuits and Signal Processing, 1999, 19 : 303 - 317

← 1 2 3 4 5 →