Advances in Hardware Design and Implementation of Signal Processing Systems

被引：0
作者：
Bhattacharyya, Shuvra S. [1 ,2 ]
Bier, Jeff
Gass, Wanda K.
Krishnamurthy, Ram K. [3 ]
Lee, Edward A. [4 ]
Konstantinides, Konstantinos
机构：
[1] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA
[2] Univ Maryland, Inst Adv Comp Studies, College Pk, MD 20742 USA
[3] Intel Corp, Corp Technol Grp, Microprocessor Technol Labs, Hillsboro, OR 97124 USA
[4] UC, Dept Elect Engn & Comp Sci, Berkeley, CA USA
来源：
IEEE SIGNAL PROCESSING MAGAZINE | 2008年 / 25卷 / 06期
关键词：
Computer architecture; Digital signal processing; Field programmable gate arrays; Hardware; Hardware design; Program processors; Signal processing; Signal processing magazine forum; Signal processing systems;
D O I：
10.1109/MSP.2008.929838
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This IEEE Signal Processing Magazine (SPM) forum discusses advances, challenges, and future trends in hardware design and implementation of signal processing (SP) systems. The invited forum members who bring their expert insights are: Prof. Shuvra S. Bhattacharyya (University of Maryland, College Park), Jeff Bier [Berkeley Design Technology, Inc. (BDTI)], Dr. Wanda K. Gass (Texas Instruments), Dr. Ram K. Krishnamurthy (Intel), and Prof. Edward A. Lee (Univerisity of California, Berkeley and BDTI). The moderator of the forum is Dr. Konstantinos Konstantinides (Hewlett-Packard and associate editor of SPM). Our readers may agree or disagree with the ideas discussed next. In either case, we invite you to share your comments with us by e-mailing to SPM_columns_forums@yahoo.com. © 2008 IEEE.
引用
收藏
页码：175 / +
页数：5
相关论文
共 50 条
  • [31] Hardware-Software Co-Design Framework for Data Encryption in Image Processing Systems for the Internet of Things Environment
    Lata, Kusum
    Chhabra, Surbhi
    Saini, Sandeep
    IEEE CONSUMER ELECTRONICS MAGAZINE, 2022, 11 (04) : 92 - 97
  • [32] Reconfigurable Signal Processing and DSP Hardware Generator for 5G and Beyond Transmitters
    Ghosh, Agnimesh
    Spelman, Andrei
    Cheung, Tze Hin
    Boopathy, Dhanashree
    Stadius, Kari
    Gomony, Manil Dev
    Valkama, Mikko
    Ryynanen, Jussi
    Kosunen, Marko
    Unnikrishnan, Vishnu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (01) : 4 - 15
  • [33] A HARDWARE TEST PLATFORM IN FIELD-PROGRAMMABLE LOGIC FOR PARALLELIZED DIGITAL SIGNAL PROCESSING
    Sokalski, Tayler
    Manjikian, Naraig
    2013 26TH ANNUAL IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2013, : 309 - 313
  • [34] Signal Processing In Embedded Systems
    Dewald, K.
    Jacoby, D.
    IEEE LATIN AMERICA TRANSACTIONS, 2013, 11 (01) : 664 - 667
  • [35] Efficient Hardware Implementation of CORDIC-Based Symbol Detector for GSM MIMO Systems: Algorithm and Hardware Architecture
    Lu, Hoang-Yang
    Yen, Mao-Hsu
    Chang, Che-Wei
    Cheng, Chung-Wei
    Hsu, Tzu-Ching
    Lin, Yu-Chi
    IEEE ACCESS, 2022, 10 : 114232 - 114241
  • [36] A Hardware Resource Management Method for Heterogeneous Signal Processing Platform
    Song Chunlei
    Gao Bo
    2017 IEEE 9TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN), 2017, : 916 - 919
  • [37] Passive-Active Flowgraphs for Efficient Modeling and Design of Signal Processing Systems
    Yaesop Lee
    Yanzhou Liu
    Karol Desnos
    Lee Barford
    Shuvra S. Bhattacharyya
    Journal of Signal Processing Systems, 2020, 92 : 1133 - 1151
  • [38] Alternative design analysis of combined spatial-time signal processing systems
    Grigoryev, VA
    OPTICAL DEVICES AND METHODS FOR MICROWAVE/MILLIMETER-WAVE AND FRONTIER APPLICATIONS, 1998, 3464 : 135 - 141
  • [39] Passive-Active Flowgraphs for Efficient Modeling and Design of Signal Processing Systems
    Lee, Yaesop
    Liu, Yanzhou
    Desnos, Karol
    Barford, Lee
    Bhattacharyya, Shuvra S.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2020, 92 (10): : 1133 - 1151
  • [40] Design and implementation of a nano-scale high-speed multiplier for signal processing applications
    Ahmadpour, Seyed-Sajad
    Navimipour, Nima Jafari
    Ul Ain, Noor
    Kerestecioglu, Feza
    Yalcin, Senay
    Avval, Danial Bakhshayeshi
    Hosseinzadeh, Mehdi
    NANO COMMUNICATION NETWORKS, 2024, 41
12345