Design of dynamically reconfigurable fully optimized low power FFT architecture for MC-CDMA receiver

被引:0
|
作者
Sakthivel, R. [1 ]
Kittur, Harish M. [1 ]
机构
[1] VIT Univ, VLSI Div, Vellore 632014, Tamil Nadu, India
来源
IEICE ELECTRONICS EXPRESS | 2013年 / 10卷 / 12期
关键词
dynamically reconfigurable; delay spread; clock gating and power dissipation;
D O I
10.1587/elex.10.20130252
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work aims for providing low power, high performance receiver architecture for MC-CDMA receiver. We provide a dynamically reconfigurable FFT architecture to switchover from 64 points to 16 points based on the channel parameters(i.e.) delay spread, which otherwise would have been designed for the worst case FFT length which are our potential source of power reduction. Clock gating with FFT point reconfigurability technique is used to switchover from low length to high length FFT or vice versa. This work explores different possible ways of power reduction in the major internal blocks of FFT based on the data dependency. The simulation results are compared in terms of power dissipation, area and performance with the existing system. Results show that we could achieve a overall power reduction of more than 50% and improvement in the performance to about 24% with slight increase in area of 4.13%. The proposed architecture is modeled using Verilog HDL, simulated using NCLaunch of Cadence and synthesized with TSMC 180 nm and also with 45 nm Technology.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] A low power architecture for a MC-CDMA receiver
    Hasan, M
    Arslan, T
    Thompson, JS
    IETE JOURNAL OF RESEARCH, 2005, 51 (06) : 459 - 467
  • [2] Design of adaptive MC-CDMA receiver using low power parallel-pipelined FFT architecture
    Sivakumar, Senthil M.
    Jayadhas, Arockia S.
    Arputharaj, T.
    Banupriya, M.
    2013 PAN AFRICAN INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, COMPUTING AND TELECOMMUNICATIONS (PACT), 2013, : 44 - +
  • [3] A novel low power pipelined architecture for a MC-CDMA receiver
    Hasan, M
    Arslan, T
    Thompson, J
    ISPA 2003: PROCEEDINGS OF THE 3RD INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS, PTS 1 AND 2, 2003, : 1048 - 1053
  • [4] Low-power-adaptive MC-CDMA receiver architecture
    Hasan, Mohd.
    Arslan, Tughrul
    Thompson, John S.
    ETRI JOURNAL, 2007, 29 (01) : 79 - 88
  • [5] A Low Power Reduced Latency MC-CDMA Receiver
    Loan, Sajad A.
    Ahmad, S. N.
    Abbasi, M. Usaid
    Shabir, Humyra
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2009, 4 (1-2): : 147 - 158
  • [6] MMSE based receiver design for MC-CDMA systems
    Li, ZX
    Latva-aho, M
    PIMRC 2003: 14TH IEEE 2003 INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS PROCEEDINGS, VOLS 1-3 2003, 2003, : 2640 - 2644
  • [7] Baseband MIMO receiver architecture for MC-CDMA and its FPGA implementation
    LaRoche, Isabelle
    Roy, Sebastien
    Fortier, Paul
    Beaumont, Jean-Francois
    2010 IEEE 6TH INTERNATIONAL CONFERENCE ON WIRELESS AND MOBILE COMPUTING, NETWORKING AND COMMUNICATIONS (WIMOB), 2010, : 749 - 752
  • [8] Receiver design for spatially layered downlink MC-CDMA system
    Vehkaperä, M
    Tujkovic, D
    Li, ZX
    Juntti, M
    IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2005, 54 (03) : 1042 - 1055
  • [9] On CI/MC-CDMA System Design with Improved Receiver Performance
    Maity, Santi P.
    Hati, Sumanta
    2015 38TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2015,
  • [10] A low complex receiver with interference cancellation for power-controlled MC-CDMA downlink transmissions
    Morelli, Michele
    Sanguinetti, Luca
    Mengali, Umberto
    EUROPEAN TRANSACTIONS ON TELECOMMUNICATIONS, 2006, 17 (06): : 631 - 638