Rapid design of area-efficient custom instructions for reconfigurable embedded processing

被引:23
作者
Lam, Siew-Kei [1 ]
Srikanthan, Thambipillai [1 ]
机构
[1] Nanyang Technol Univ, Ctr High Performance Embedded Syst, Singapore 637553, Singapore
基金
俄罗斯基础研究基金会;
关键词
Area estimation; Design exploration; FPGA; Look-up table; Reconfigurable logic; GENERATION;
D O I
10.1016/j.sysarc.2008.06.003
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
RISPs (Reconfigurable Instruction Set Processors) are increasingly becoming popular as they can be customized to meet design constraints. However, existing instruction set customization methodologies do not lend well for mapping custom instructions on to commercial FPGA architectures. In this paper, we propose a design exploration framework that provides for rapid identification of a reduced set of profitable custom instructions and their area costs on commercial architectures without the need for time consuming hardware synthesis process. A novel clustering strategy is used to estimate the utilization of the LUT (Look-Up Table) based FPGAs for the chosen custom instructions. Our investigations show that the area costs computations using the proposed hardware estimation technique on 20 custom instructions are shown to be within 8% of those obtained using hardware synthesis. A systematic approach has been adopted to select the most profitable custom instruction candidates. Our investigations show that this leads to notable reduction in the number of custom instructions with only marginal degradation in performance. Simulations based on domain-specific application sets from the MiBench and MediaBench benchmark suites show that on average, more than 25% area utilization efficiency (performance/area) can be achieved with the proposed technique. (c) 2008 Elsevier B.V. All rights reserved.
引用
收藏
页码:1 / 14
页数:14
相关论文
共 54 条
[41]   Custom-instruction synthesis for ex-tensible-processor platforms [J].
Sun, F ;
Ravi, S ;
Raghunathan, A ;
Jha, NK .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (02) :216-228
[42]  
TANURHAN Y, 2001, EE TIMES INDIA MAR
[43]   Reconfigurable computing: architectures and design methods [J].
Todman, TJ ;
Constantinides, GA ;
Wilton, SJE ;
Mencer, O ;
Luk, W ;
Cheung, PYK .
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (02) :193-207
[44]  
*TRIM, TRIM INFR RES INSTR
[45]  
*VID IM DES LIN, 2007, AN STRETCHS 2 GEN CO
[46]  
Wirthlin M. J., 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.95TB8077), P99, DOI 10.1109/FPGA.1995.477415
[47]  
*XIL, 2002, XIL DAT SHEET VIRT 2
[48]  
*XIL, XIL PLATF FPGAS
[49]  
*XIL, 2000, XIL APPL NOT DES TIP
[50]  
*XIL, 2007, XIL US GUID VIRT 5 F