Molding Compound Effects on Warpage of Fan-out Wafer Level Packaging

被引:0
|
作者
Liu, Yan-Cheng [1 ]
Cheng, Hsien-Chie [2 ]
Wu, Zong-Da [2 ]
机构
[1] Feng Chia Univ, PhD Program Mech & Aeronaut Engn, Taichung 407, Taiwan
[2] Feng Chia Univ, Dept Aerosp & Syst Engn, Taichung 407, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Fan-out Wafer-level Packaging (FOWLP) technology has become one of the most rapid packaging technologies which can meet consumer demand for electronic devices. Since there are many advantages to FOWLP, several important issues remain to be addressed, including yield, reliability, thermal performance; die shift, and warpage. Therefore, the main reasons that cause the yield problem of the FOWLP are the mismatch of temperature loading and coefficient of thermal expansion(CTE) among the components of the package, and the other reason is the chemical shrinkage of liquid type epoxy molding compound during the cure process. In this study, the main goal is to assess the process-induced warpage of FOWLP during the fabrication process. To predict the amount of warpage precisely, a process-dependent simulation model which includes the cure-induced shrinkage of the liquid type of molding compound obtained by measurement, is proposed. To confirm the validity of the simulation model, the simulation results are compared to the online warpage measurement data. Finally, the influence of the material properties of molding compound parameters on the process-induced warpage is discussed.
引用
收藏
页数:2
相关论文
共 50 条
  • [41] Warpage Measurements and Characterizations of Fan-Out Wafer-Level Packaging with Large Chips and Multiple Redistributed Layers
    Lau, John
    Li, Ming
    Lei, Yang
    Li, Margie
    Xu, Iris
    Chen, Tony
    Chen, Sandy
    Yong, Qing Xiang
    Janardhanan, Kumar
    Kai, Wu
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Bao, Winsons
    Lim, Sze Pei
    Beica, Rozalia
    Ko, C. T.
    Xi, Cao
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 594 - 600
  • [42] Fan-Out Wafer and Panel Level Packaging as Packaging Platform for Heterogeneous Integration
    Braun, Tanja
    Becker, Karl-Friedrich
    Hoelck, Ole
    Voges, Steve
    Kahle, Ruben
    Dreissigacker, Marc
    Schneider-Ramelow, Martin
    MICROMACHINES, 2019, 10 (05)
  • [43] PATENT ISSUES OF EMBEDDED FAN-OUT WAFER/PANEL LEVEL PACKAGING
    Lau, John H.
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [44] Carrier Glass Substrates for Fan-out Wafer/Panel Level Packaging
    Hayashi, Kazutaka
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 494 - 497
  • [45] Development of Advanced Fan-out Wafer Level Package (embedded Wafer Level BGA) Packaging
    Jin, Yonggang
    Teysseyre, Jerome
    Baraton, Xavier
    Yoon, S. W.
    Lin, Yaojian
    Marimuthu, Pandi C.
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 151 - 156
  • [46] Opportunities of Fan-out Wafer Level Packaging (FOWLP) for RF Applications
    Braun, T.
    Toepper, M.
    Becker, K. -F.
    Wilke, M.
    Huhn, M.
    Maass, U.
    Ndip, I.
    Aschenbrenner, R.
    Lang, K. -D.
    2016 IEEE 16TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2016, : 35 - 37
  • [47] Fan-Out Wafer Level Packaging: Breakthrough advantages and surmountable challenges
    Butler, David
    SOLID STATE TECHNOLOGY, 2016, 59 (05) : 22 - 24
  • [48] Fan-out Wafer Level Packaging of GaN Components for RF Applications
    Braun, Tanja
    Nguyen, Thanh Duy
    Voges, Steve
    Wohrmann, Markus
    Gerhardt, Robert
    Becker, Karl-Friedrich
    Ndip, Ivan
    Freimund, Damian
    Schneider-Ramelow, Martin
    Lang, Klaus-Dieter
    Schwantuschke, Dirk
    Ture, Erdin
    Pretl, Michael
    Engels, Sven
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 7 - 13
  • [49] Die Shift Assessment of Reconstituted Wafer for Fan-Out Wafer-Level Packaging
    Cheng, Hsien-Chie
    Chung, Chia-Heng
    Chen, Wen-Hwa
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (01) : 136 - 145
  • [50] Simulation and Experimental Study of the Warpage of Fan-Out Wafer-Level Packaging: The Effect of the Manufacturing Process and Optimal Design
    Wu, Mei-Ling
    Lan, Jia-Shen
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2019, 9 (07): : 1396 - 1405