Molding Compound Effects on Warpage of Fan-out Wafer Level Packaging

被引:0
|
作者
Liu, Yan-Cheng [1 ]
Cheng, Hsien-Chie [2 ]
Wu, Zong-Da [2 ]
机构
[1] Feng Chia Univ, PhD Program Mech & Aeronaut Engn, Taichung 407, Taiwan
[2] Feng Chia Univ, Dept Aerosp & Syst Engn, Taichung 407, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Fan-out Wafer-level Packaging (FOWLP) technology has become one of the most rapid packaging technologies which can meet consumer demand for electronic devices. Since there are many advantages to FOWLP, several important issues remain to be addressed, including yield, reliability, thermal performance; die shift, and warpage. Therefore, the main reasons that cause the yield problem of the FOWLP are the mismatch of temperature loading and coefficient of thermal expansion(CTE) among the components of the package, and the other reason is the chemical shrinkage of liquid type epoxy molding compound during the cure process. In this study, the main goal is to assess the process-induced warpage of FOWLP during the fabrication process. To predict the amount of warpage precisely, a process-dependent simulation model which includes the cure-induced shrinkage of the liquid type of molding compound obtained by measurement, is proposed. To confirm the validity of the simulation model, the simulation results are compared to the online warpage measurement data. Finally, the influence of the material properties of molding compound parameters on the process-induced warpage is discussed.
引用
收藏
页数:2
相关论文
共 50 条
  • [31] Viscoelastic Warpage Modeling of Fan-Out Wafer-Level Packaging During Wafer-Level Mold Cure Process
    Cheng, Hsien-Chie
    Wu, Zong-Da
    Liu, Yan-Cheng
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (07): : 1240 - 1250
  • [32] Fan-out Wafer Level Packaging of GaN Traveling Wafer Amplifier
    Schwantuschke, D.
    Ture, E.
    Braun, T.
    Nguyen, T. D.
    Wohrmann, M.
    Pretl, M.
    Engels, S.
    2022 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS 2022), 2022, : 579 - 582
  • [33] Fan-out Wafer Level Packaging - A Platform for Advanced Sensor Packaging
    Braun, Tanja
    Becker, Karl-Friedrich
    Hoelck, Ole
    Voges, Steve
    Kahle, Ruben
    Graap, Pascal
    Woehrmann, Markus
    Aschenbrenner, Rolf R.
    Dreissigacker, Marc
    Schneider-Ramelow, Martin
    Lang, Klaus-Dieter
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 861 - 867
  • [34] Effect of Chip Layout in Wafer on Molding and Fan-Out Wafer Level Packaging (FO-WLP) Technology
    Li, Yang
    Ming, Xuefei
    Ji, Yong
    Wu, Xin
    Gao, Nayan
    Wang, Bo
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 757 - 760
  • [35] Fan-Out Wafer-Level Packaging for Heterogeneous Integration
    Lau, John
    Li, Ming
    Li, Margie
    Chen, Tony
    Xu, Iris
    Yong, Qing Xiang
    Cheng, Zhong
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Y. M.
    Ng, Eric
    Lo, Penny
    Kai, Wu
    Hao, Ji
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Beica, Rozalia
    Lim, Sze Pei
    Lee, N. C.
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Y. H.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2360 - 2366
  • [36] Fan-Out Wafer-Level Packaging for Heterogeneous Integration
    Lau, John H.
    Li, Ming
    Qingqian, Margie Li
    Chen, Tony
    Xu, Iris
    Yong, Qing Xiang
    Cheng, Zhong
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Yiu-Ming
    Ng, Eric
    Lo, Penny
    Kai, Wu
    Hao, Ji
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Beica, Rozalia
    Lim, Sze Pei
    Lee, N. C.
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Yu-Hua
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky S. W.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (09): : 1544 - 1560
  • [37] Warpage Analysis with Newly Molding Material of Fan-Out Panel Level Packaging and the Board Level Reliability Test Results
    Kikuchi, Kazuhiro
    Nedzu, Yuusuke
    Sugino, Takashi
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 973 - 978
  • [38] One Micron Redistribution for Fan-Out Wafer Level Packaging
    Flack, Warren W.
    Hsieh, Robert
    Ha-Ai Nguyen
    Slabbekoorn, John
    Lorant, Christophe
    Miller, Andy
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [39] Effect of Boron Nitride Nanosheets on Properties of a Commercial Epoxy Molding Compound Used in Fan-Out Wafer-Level Packaging
    Andriani, Yosephine
    Wang, Xiaobai
    Seng, Debbie Hwee Leng
    Teo, Siew Lang
    Liu, Songlin
    Lau, Boon Long
    Zhang, Xiaowu
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (06): : 990 - 999
  • [40] Warpage Measurements and Characterizations of Fan-Out Wafer-Level Packaging With Large Chips and Multiple Redistributed Layers
    Lau, John H.
    Li, Ming
    Yang, Lei
    Li, Margie
    Xu, Iris
    Chen, Tony
    Chen, Sandy
    Yong, Qing Xiang
    Madhukumar, Janardhanan Pillai
    Kai, Wu
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Bao, Winsons
    Lim, Sze Pei
    Beica, Rozalia
    Ko, Cheng-Ta
    Xi, Cao
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (10): : 1729 - 1737