Molding Compound Effects on Warpage of Fan-out Wafer Level Packaging

被引:0
|
作者
Liu, Yan-Cheng [1 ]
Cheng, Hsien-Chie [2 ]
Wu, Zong-Da [2 ]
机构
[1] Feng Chia Univ, PhD Program Mech & Aeronaut Engn, Taichung 407, Taiwan
[2] Feng Chia Univ, Dept Aerosp & Syst Engn, Taichung 407, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Fan-out Wafer-level Packaging (FOWLP) technology has become one of the most rapid packaging technologies which can meet consumer demand for electronic devices. Since there are many advantages to FOWLP, several important issues remain to be addressed, including yield, reliability, thermal performance; die shift, and warpage. Therefore, the main reasons that cause the yield problem of the FOWLP are the mismatch of temperature loading and coefficient of thermal expansion(CTE) among the components of the package, and the other reason is the chemical shrinkage of liquid type epoxy molding compound during the cure process. In this study, the main goal is to assess the process-induced warpage of FOWLP during the fabrication process. To predict the amount of warpage precisely, a process-dependent simulation model which includes the cure-induced shrinkage of the liquid type of molding compound obtained by measurement, is proposed. To confirm the validity of the simulation model, the simulation results are compared to the online warpage measurement data. Finally, the influence of the material properties of molding compound parameters on the process-induced warpage is discussed.
引用
收藏
页数:2
相关论文
共 50 条
  • [21] Foldable Fan-out Wafer Level Packaging
    Braun, T.
    Becker, K. -F.
    Raatz, S.
    Minkus, M.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Kahle, R.
    Georgi, L.
    Voges, S.
    Woehrmann, M.
    Lang, K. -D.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 19 - 24
  • [22] Study of wafer warpage for Fan-Out wafer level packaging: finite element modelling and experimental validation
    Salahouelhadj, A.
    Gonzalez, M.
    Vanstreels, K.
    Podpod, A.
    Phommahaxay, A.
    Rebibis, K.
    Beyne, E.
    2019 20TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2019,
  • [23] Study of the influence of material properties and geometric parameters on warpage for Fan-Out Wafer Level Packaging
    Salahouelhadj, A.
    Gonzalez, M.
    Podpod, A.
    Rebibis, K.
    Beyne, E.
    2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,
  • [24] ¶Addressing Warpage Issue and Reliability Challenge of Fan-out Wafer-Level Packaging (FOWLP)
    Zhang, Xiaowu
    Lau, Boon Long
    Han, Yong
    Chen, Haoran
    Jong, Ming Chinq
    Lim, Sharon Pei Siang
    Lim, Simon Siak Boon
    Wang, Xiaobai
    Andriani, Yosephine
    Liu, Songlin
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1984 - 1990
  • [25] Suppression strategy for process-induced warpage of novel fan-out wafer level packaging
    Yu, Ching-Feng
    Huang, Yu-Wei
    Ouyang, Tsung-Yu
    Cheng, Shau-Fei
    Chang, Hsiang-Hung
    Hsiao, Chih-Cheng
    MICROELECTRONICS RELIABILITY, 2022, 136
  • [26] Investigation of Warpage for Multi-Die Fan-Out Wafer-Level Packaging Process
    Chen, Chuan
    Su, Meiying
    Ma, Rui
    Zhou, Yunyan
    Li, Jun
    Cao, Liqiang
    MATERIALS, 2022, 15 (05)
  • [27] Experimental and Numerical Investigations of the Warpage of Fan-Out Wafer-Level Packaging With SAW Filters
    Li, Wei
    Yu, Daquan
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (05): : 869 - 877
  • [28] Realization of the potential of fan-out wafer level packaging
    Carson, Flynn
    Advancing Microelectronics, 2010, 37 (03): : 10 - 12
  • [29] Trends in Fan-out Wafer and Panel Level Packaging
    Braun, Tanja
    Becker, Karl-Friedrich
    Woehrmann, Markus
    Toepper, Michael
    Boettcher, Lars
    Aschenbrenner, Rolf
    Lang, Klaus-Dieter
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 325 - 327
  • [30] Fan-Out Wafer Level Packaging Development Line
    Chai, T. C.
    Ho, David
    Chong, S. C.
    Hsiao, H. Y.
    Soh, Serine
    Lim, Simon
    Lim, Sharon P. S.
    Wai, Eva
    Lau, B. L.
    Seit, W. W.
    Lau, G. K.
    Phua, T. S.
    Lim, Keith
    Lim, Sharon S. H.
    Ye, Y. L.
    2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 440 - 444