Molding Compound Effects on Warpage of Fan-out Wafer Level Packaging

被引:0
|
作者
Liu, Yan-Cheng [1 ]
Cheng, Hsien-Chie [2 ]
Wu, Zong-Da [2 ]
机构
[1] Feng Chia Univ, PhD Program Mech & Aeronaut Engn, Taichung 407, Taiwan
[2] Feng Chia Univ, Dept Aerosp & Syst Engn, Taichung 407, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Fan-out Wafer-level Packaging (FOWLP) technology has become one of the most rapid packaging technologies which can meet consumer demand for electronic devices. Since there are many advantages to FOWLP, several important issues remain to be addressed, including yield, reliability, thermal performance; die shift, and warpage. Therefore, the main reasons that cause the yield problem of the FOWLP are the mismatch of temperature loading and coefficient of thermal expansion(CTE) among the components of the package, and the other reason is the chemical shrinkage of liquid type epoxy molding compound during the cure process. In this study, the main goal is to assess the process-induced warpage of FOWLP during the fabrication process. To predict the amount of warpage precisely, a process-dependent simulation model which includes the cure-induced shrinkage of the liquid type of molding compound obtained by measurement, is proposed. To confirm the validity of the simulation model, the simulation results are compared to the online warpage measurement data. Finally, the influence of the material properties of molding compound parameters on the process-induced warpage is discussed.
引用
收藏
页数:2
相关论文
共 50 条
  • [1] Warpage Control of Liquid Molding Compound for Fan-Out Wafer Level Packaging
    Oi, Yosuke
    Yasuhito, Fujii
    Hiraoka, Takashi
    Yada, Yukio
    Kan, Katsushi
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 967 - 972
  • [2] Exploring the Influence of Material Properties of Epoxy Molding Compound on Wafer Warpage in Fan-Out Wafer-Level Packaging
    Chuang, Wan-Chun
    Huang, Yi
    Chen, Po-En
    MATERIALS, 2023, 16 (09)
  • [3] Warpage simulation for the reconstituted wafer used in fan-out wafer level packaging
    Chiu, Tz-Cheng
    Yeh, En-Yu
    MICROELECTRONICS RELIABILITY, 2018, 80 : 14 - 23
  • [4] Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging
    Che, F. X.
    Ho, David
    Ding, Mian Zhi
    MinWoo, Daniel Rhee
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1879 - 1885
  • [5] Warpage Characterization of Molded Wafer for Fan-Out Wafer-Level Packaging
    Cheng, Hsien-Chie
    Liu, Yan-Cheng
    JOURNAL OF ELECTRONIC PACKAGING, 2020, 142 (01)
  • [6] Warpage and Thermal Characterization of Fan-out Wafer-Level Packaging
    Lau, John
    Li, Ming
    Tian, DeWen
    Fan, Nelson
    Kuah, Eric
    Kai, Wu
    Li, Margie
    Hao, JiYuen
    Cheung, Ken
    Li, Zhang
    Tan, Kim Hwee
    Beica, Rozalia
    Ko, Cheng-Ta
    Chen, Yu-Hua
    Lim, Sze Pei
    Lee, Ning Cheng
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 595 - 602
  • [7] How to Manipulate Warpage in Fan-out Wafer and Panel Level Packaging
    Braun, Tanja
    Hoelck, Ole
    Adler, Marius
    Obst, Mattis
    Voges, Steve
    Becker, Karl-Friedrich
    Aschenbrenner, Rolf
    Voitel, Marcus
    Dreissigacker, Marc
    Schneider-Ramelow, Martin
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 1 - 6
  • [8] Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging
    Lau, John H.
    Li, Ming
    Tian, Dewen
    Fan, Nelson
    Kuah, Eric
    Kai, Wu
    Li, Margie
    Hao, J.
    Cheung, Yiu Ming
    Li, Zhang
    Tan, Kim Hwee
    Beica, Rozalia
    Taylor, Thomas
    Ko, Cheng-Ta
    Yang, Henry
    Chen, Yu-Hua
    Lim, Sze Pei
    Lee, Ning Cheng
    Ran, Jiang
    Xi, Cao
    Wee, Koh Sau
    Yong, Qingxiang
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (10): : 1729 - 1738
  • [9] Warpage Management for Fan-Out Packaging Moving from Wafer Level to Panel Level
    Lu, Mei-Chien
    PROCEEDINGS OF THE 17TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2018), 2018, : 360 - 367
  • [10] Development of compression molding process for Fan-Out wafer level packaging
    Julien, Bertheau
    Fabrice, Duval F. C.
    Tadashi, Kubota
    Pieter, Bex
    Koen, Kennes
    Alain, Phommahaxay
    Arnita, Podpod
    Eric, Beyne
    Andy, Miller
    Gerald, Beyer
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1965 - 1972