Performance Tuning and Reliability Analysis of the Electrostatically Configured Nanotube Tunnel FET with Impact of Interface Trap Charges

被引:2
|
作者
Gupta, Ashok Kumar [1 ]
Raman, Ashish [1 ]
Kumar, Naveen [1 ]
机构
[1] Dr BR Ambedkar Natl Inst Technol, Dept Elect & Commun, VLSI Design Lab, Jalandhar 144011, Punjab, India
关键词
Charge plasma technique (CP); Electrostatic doped technique (ED); Nano-tube TFET (NT-TFET); Linearity parameter; Tunnel field-effect transistors (TFETs); Interface trapped charges (ITCs); RANDOM DOPANT FLUCTUATION; DESIGN; SILICON; TFET; GATE;
D O I
10.1007/s12633-020-00777-8
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
This paper examines, an electrostatically configured Nano-Tube Tunnel Field-Effect Transistor (ED-NTTFET). During the fabrication process, different charges such as fixed charge, oxide trapped charge, and interface trapped charge have been produced at the gate oxide interface. So the effect of positive and negative interface trapped charge (+ITC & -ITC) has been proposed for the first time for electrostatic doped-based Nano-Tube TFET (ED-NTTFET). There are two types of techniques, charge plasma (EP) based technique and electrostatic doped (ED) technique is used to produce the induced charge in the intrinsic channel region. In the charged plasma (CP) technique, the metal work-function is used to produce the induced charge while in the electrostatic doped (ED) technique electrostatic voltage is applied across the source and drain side to produce the induced charge in the intrinsic channel region. Analysis of the various device parameters such as hole/electron concentration, energy diagram, electric field, tunneling rate, driving current, OFF current, ON current, I-ON/I-OFF, threshold voltage, and average sub-threshold slope in the presence of interface trapped charge (ITC). Due to positive interface trapped charge electric field and band to band tunneling rates are improved. So the drain current of the device also improved from the 2.94*10(-5) A/um(2) to 5.35*10(-5)A/um(2). Linearity parameters such as second & third order trans-conductance (g(m2) & g(m3)), second & third order voltage intercept point (VIP2 & VIP3), second & third order harmonics distortions (HD2 & HD3) and intermodulation distortions (IMD) have been discussed. The negative interface trapped charge (-ITC) degrades the linearity parameter of the device and the positive interface trapped charge (+ITC) improves the linearity parameter of the device. The proposed electrostatic doped nano-tube TFET (ED-NTTFET) produced higher cut-off frequency at lowers operating gate voltage.
引用
收藏
页码:4553 / 4564
页数:12
相关论文
共 50 条
  • [31] Impact of Interface Trap Charges on the Electrical Characteristics of Back-Gated 2D Negative Capacitance (NC) FET
    Jiang, Chunsheng
    Zhong, Le
    Xie, Lei
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 1204 - 1207
  • [32] Performance Analysis of a Charge Plasma Junctionless Nanotube Tunnel FET Including the Negative Capacitance Effect
    Shreya, Shruti
    Kumar, Naveen
    Anand, Sunny
    Amin, Intekhab
    JOURNAL OF ELECTRONIC MATERIALS, 2020, 49 (04) : 2349 - 2357
  • [33] Performance Analysis of a Charge Plasma Junctionless Nanotube Tunnel FET Including the Negative Capacitance Effect
    Shruti Shreya
    Naveen Kumar
    Sunny Anand
    Intekhab Amin
    Journal of Electronic Materials, 2020, 49 : 2349 - 2357
  • [34] A Reliability Study of Non-uniform Si TFET with Dual Material Source: Impact of Interface Trap Charges and Temperature
    Jagritee Talukdar
    Kavicharan Mummaneni
    Silicon, 2022, 14 : 4515 - 4521
  • [35] A Reliability Study of Non-uniform Si TFET with Dual Material Source: Impact of Interface Trap Charges and Temperature
    Talukdar, Jagritee
    Mummaneni, Kavicharan
    SILICON, 2022, 14 (09) : 4515 - 4521
  • [36] Impact of interface trap charge and temperature on the performance of epitaxial layer tunnel field effect transistor
    Debnath, Radhe Gobinda
    Baishya, Srimanta
    MICROELECTRONICS JOURNAL, 2022, 120
  • [37] Potential model and simulation analysis of dual material gate vertical TFET with impact of interface trap charges
    Selvi, K. Kalai
    Dhanalakshmi, K. S.
    Padmavathi, R. Anusha
    MICRO AND NANOSTRUCTURES, 2022, 172
  • [38] Interfacial trap charge and self-heating effect based reliability analysis of a Dual-Drain Vertical Tunnel FET
    Das, Diganta
    Pandey, Chandan Kumar
    MICROELECTRONICS RELIABILITY, 2023, 146
  • [39] Performance Enhancement and Signal Distortion Analysis of Virtually Doped Nanotube Tunnel FET with Embedded Ferroelectric Gate Oxide
    Ashok Kumar Gupta
    Ashish Raman
    Silicon, 2022, 14 : 1147 - 1158
  • [40] Performance Enhancement and Signal Distortion Analysis of Virtually Doped Nanotube Tunnel FET with Embedded Ferroelectric Gate Oxide
    Gupta, Ashok Kumar
    Raman, Ashish
    SILICON, 2022, 14 (03) : 1147 - 1158