A 1 Mb Nonvolatile Embedded Memory Using 4T2MTJ Cell With 32 b Fine-Grained Power Gating Scheme

被引:62
作者
Ohsawa, Takashi [1 ]
Koike, Hiroki [1 ]
Miura, Sadahiko [2 ]
Honjo, Hiroaki [2 ]
Kinoshita, Keizo [1 ]
Ikeda, Shoji [1 ,3 ]
Hanyu, Takahiro [1 ,3 ]
Ohno, Hideo [1 ,3 ]
Endoh, Tetsuo [1 ,4 ]
机构
[1] Tohoku Univ, Ctr Spintron Integrated Syst, Sendai, Miyagi 9808578, Japan
[2] NEC Corp Ltd, Green Platform Res Labs, Tsukuba, Ibaraki 3058501, Japan
[3] Tohoku Univ, Elect Commun Res Inst, Sendai, Miyagi 9808577, Japan
[4] Tohoku Univ, Grad Sch Engn, Sendai, Miyagi 9808578, Japan
基金
日本学术振兴会;
关键词
Break-even time (BET); embedded memory; magnetic tunnel junction (MTJ); nonvolatile memory; power gating; power-off time; spin-transfer torque random access memory (STT-RAM); static noise margin (SNM); static random access memory (SRAM); wake-up time; ACCESS;
D O I
10.1109/JSSC.2013.2253412
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 1 Mb nonvolatile embedded memory using a four transistor and two spin-transfer-torque (STT) magnetic tunnel junction (MTJ) cell is designed and fabricated to demonstrate its zero standby power and high performance. The power supply voltages of 32 cells along a word line (WL) are controlled simultaneously by a power line (PL) driver to eliminate the standby power without impact on the access time. This fine-grained power gating scheme also optimizes the trade-off between macro size and operation power. The butterfly curve for the cell is measured to be asymmetric as predicted, enhancing the cell's static noise margin (SNM) for data retention. The scaling of 1 Mb macro size is compared with that of the 6T SRAM counterpart, indicating that the former will become smaller than the latter at 45 nm technology node and beyond by moderately thinning its tunnel dielectrics (MgO) in accordance with the shrink of the MTJ's cross sectional area. The operation current of the macro is also shown to be almost unchanged over generations, while that of the 6T SRAM increases exponentially due to the degradation of MOSFET off-current as the device scales.
引用
收藏
页码:1511 / 1520
页数:10
相关论文
共 20 条
[1]  
Akiyoshi H, 2003, ISSCC DIG TECH PAP I, V46, P460
[2]  
[Anonymous], INT C SOL STAT DEV M
[3]   INFLUENCES ON SOFT ERROR RATES IN STATIC RAMS [J].
CARTER, PM ;
WILKINS, BR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (03) :430-436
[4]  
Dhong S. H., 2005, 2005 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 05CH37636), P486
[5]  
Halupka David., 2010, 2010 IEEE International Solid-State Circuits Conference ISSCC, P256
[6]   Direct Measurement of Correlation Between SRAM Noise Margin and Individual Cell Transistor Variability by Using Device Matrix Array [J].
Hiramoto, Toshiro ;
Suzuki, Makoto ;
Song, Xiaowei ;
Shimizu, Ken ;
Saraya, Takuya ;
Nishida, Akio ;
Tsunomura, Takaaki ;
Kamohara, Shiro ;
Takeuchi, Kiyoshi ;
Mogami, Tohru .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) :2249-2256
[7]  
Ikeda S, 2010, NAT MATER, V9, P721, DOI [10.1038/NMAT2804, 10.1038/nmat2804]
[8]   Neutron induced single-word multiple-bit upset in SRAM [J].
Johansson, K ;
Ohlsson, M ;
Olsson, N ;
Blomgren, J ;
Renberg, PU .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1999, 46 (06) :1427-1433
[9]  
Kim J. P., 2011, 2011 Symposium on VLSI Circuits. Digest of Technical Papers, P296
[10]   A Family of 32 nm IA Processors [J].
Kurd, Nasser A. ;
Bhamidipati, Subramani ;
Mozak, Chris ;
Miller, Jeffrey L. ;
Mosalikanti, Praveen ;
Wilson, Timothy M. ;
El-Husseini, Ali M. ;
Neidengard, Mark ;
Aly, Ramy E. ;
Nemani, Mahadev ;
Chowdhury, Muntaquim ;
Kumar, Rajesh .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (01) :119-130