FinFETs for nanoscale CMOS digital integrated circuits

被引：84
|
作者：
King, TJ [1 ]
机构：
[1] Synopsys Inc, Adv Technol Grp, Mountain View, CA USA
来源：
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS | 2005年
关键词：
MOSFET; thin-body transistor; CMOS; SRAM; digital IC;
D O I：
10.1109/ICCAD.2005.1560065
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Suppression of leakage current and reduction in device-to-device variability will be key challenges for sub-45nm CMOS technologies. Non-classical transistor structures such as the FinFET will likely be necessary to meet transistor performance requirements in the sub-20nm gate length regime. This paper presents an overview of FinFET technology and describes how it can be used to improve the performance, standby power consumption, and variability in nanoscale-CMOS digital ICs.
引用
收藏
页码：207 / 210
页数：4
相关论文
共 50 条
  • [31] High-k dielectric FinFETs towards Sensing Integrated Circuits
    Rigante, S.
    Scarbolo, P.
    Bouvet, D.
    Wipf, M.
    Tarasov, A.
    Bedner, K.
    Ionescu, A. M.
    2013 14TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2013, : 73 - 76
  • [32] A Fully Integrated CMOS Nanoscale Biosensor Microarray
    Zhang, Lei
    He, Xiangqing
    Wang, Yan
    Yu, Zhiping
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [33] Integrated circuits based on nanoscale vacuum phototubes
    Diamant, Gilad
    Halahmi, Erez
    Kronik, Leeor
    Levy, Jeff
    Naaman, Ron
    Roulston, John
    APPLIED PHYSICS LETTERS, 2008, 92 (26)
  • [34] Nanoscale integrated circuits and future materials challenges
    Garner, CM
    SURFACES AND INTERFACES IN NANOSTRUCTURED MATERIALS AND TRENDS IN LIGA, MINIATURIZATION, AND NANOSCALE MATERIALS, 2004, : 261 - 268
  • [35] FAMILIES OF DIGITAL INTEGRATED CIRCUITS
    KUHN, P
    ELEKTROTECHNISCHE ZEITSCHRIFT B-AUSGABE, 1970, 22 (01): : 2 - &
  • [36] Comparison of Logic Performance of CMOS Circuits Implemented With Junctionless and Inversion-Mode FinFETs
    Guin, Shilpi
    Sil, Monali
    Mallik, Abhijit
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (03) : 953 - 959
  • [37] Designing Analog and RF Circuits in Nanoscale CMOS Technologies: Scale the Supply, Reduce the Area and Use Digital Gates
    Kinget, Peter
    IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONICS SYSTEMS (COMCAS 2009), 2009,
  • [38] A Novel Leakage Power Reduction Technique for Nano-Scaled CMOS Digital Integrated Circuits
    Aghababa, Hossein
    Kolahdouz, Mohammadreza
    PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 268 - 274
  • [39] Geiger-Mode Avalanche Photodiode Arrays Integrated to All-Digital CMOS Circuits
    Aull, Brian
    SENSORS, 2016, 16 (04)
  • [40] Adaptive Circuits for the 0.5-V Nanoscale CMOS Era
    Itoh, Kiyoo
    Yamaoka, Masanao
    Oshima, Takashi
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (03): : 216 - 233
12345