FinFETs for nanoscale CMOS digital integrated circuits

被引:87
作者
King, TJ [1 ]
机构
[1] Synopsys Inc, Adv Technol Grp, Mountain View, CA USA
来源
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS | 2005年
关键词
MOSFET; thin-body transistor; CMOS; SRAM; digital IC;
D O I
10.1109/ICCAD.2005.1560065
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Suppression of leakage current and reduction in device-to-device variability will be key challenges for sub-45nm CMOS technologies. Non-classical transistor structures such as the FinFET will likely be necessary to meet transistor performance requirements in the sub-20nm gate length regime. This paper presents an overview of FinFET technology and describes how it can be used to improve the performance, standby power consumption, and variability in nanoscale-CMOS digital ICs.
引用
收藏
页码:207 / 210
页数:4
相关论文
共 28 条
[1]  
[Anonymous], 2003, IEEE INT ELECT DEVIC
[2]  
[Anonymous], 2003, INT TECHN ROADM SEM
[3]   MOSFET scalability limits and "new frontier" devices [J].
Antoniadis, DA .
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, :2-5
[4]   Intrinsic fluctuations in sub 10-nm double-gate MOSFETs introduced by discreteness of charge and matter [J].
Brown, AR ;
Asenov, A ;
Watling, JR .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2002, 1 (04) :195-200
[5]  
CHANG L, 2001, IEDM, P99
[6]   Extremely scaled silicon nano-CMOS devices [J].
Chang, LL ;
Choi, YK ;
Ha, DW ;
Ranade, P ;
Xiong, SY ;
Bokor, J ;
Hu, CM ;
King, TJ .
PROCEEDINGS OF THE IEEE, 2003, 91 (11) :1860-1873
[7]   A spacer patterning technology for nanoscale CMOS [J].
Choi, YK ;
King, TJ ;
Hu, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (03) :436-441
[8]   Device scaling limits of Si MOSFETs and their application dependencies [J].
Frank, DJ ;
Dennard, RH ;
Nowak, E ;
Solomon, PM ;
Taur, Y ;
Wong, HSP .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :259-288
[9]  
Ge CH, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P73
[10]  
GUO Z, 2005, P ISLPED